blob: bdea1d8ad8ef992ff3f185ae9ce3f0c331aef297 [file] [log] [blame]
Michael Wu605bebe2007-05-14 01:41:02 -04001/*
2 * Linux device driver for RTL8187
3 *
4 * Copyright 2007 Michael Wu <flamingice@sourmilk.net>
5 * Copyright 2007 Andrea Merello <andreamrl@tiscali.it>
6 *
7 * Based on the r8187 driver, which is:
8 * Copyright 2005 Andrea Merello <andreamrl@tiscali.it>, et al.
9 *
John W. Linville0aec00a2007-06-12 22:11:42 -040010 * Magic delays and register offsets below are taken from the original
11 * r8187 driver sources. Thanks to Realtek for their support!
Michael Wu605bebe2007-05-14 01:41:02 -040012 *
13 * This program is free software; you can redistribute it and/or modify
14 * it under the terms of the GNU General Public License version 2 as
15 * published by the Free Software Foundation.
16 */
17
18#include <linux/init.h>
19#include <linux/usb.h>
20#include <linux/delay.h>
21#include <linux/etherdevice.h>
22#include <linux/eeprom_93cx6.h>
23#include <net/mac80211.h>
24
25#include "rtl8187.h"
26#include "rtl8187_rtl8225.h"
27
28MODULE_AUTHOR("Michael Wu <flamingice@sourmilk.net>");
29MODULE_AUTHOR("Andrea Merello <andreamrl@tiscali.it>");
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +010030MODULE_DESCRIPTION("RTL8187/RTL8187B USB wireless driver");
Michael Wu605bebe2007-05-14 01:41:02 -040031MODULE_LICENSE("GPL");
32
33static struct usb_device_id rtl8187_table[] __devinitdata = {
34 /* Realtek */
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +010035 {USB_DEVICE(0x0bda, 0x8187), .driver_info = DEVICE_RTL8187},
36 {USB_DEVICE(0x0bda, 0x8189), .driver_info = DEVICE_RTL8187B},
37 {USB_DEVICE(0x0bda, 0x8197), .driver_info = DEVICE_RTL8187B},
Michael Wu605bebe2007-05-14 01:41:02 -040038 /* Netgear */
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +010039 {USB_DEVICE(0x0846, 0x6100), .driver_info = DEVICE_RTL8187},
40 {USB_DEVICE(0x0846, 0x6a00), .driver_info = DEVICE_RTL8187},
Michael Wuc3cf60a2007-10-04 00:04:07 -040041 /* HP */
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +010042 {USB_DEVICE(0x03f0, 0xca02), .driver_info = DEVICE_RTL8187},
Matthias Mueller99345502007-12-02 17:17:51 -050043 /* Sitecom */
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +010044 {USB_DEVICE(0x0df6, 0x000d), .driver_info = DEVICE_RTL8187},
Michael Wu605bebe2007-05-14 01:41:02 -040045 {}
46};
47
48MODULE_DEVICE_TABLE(usb, rtl8187_table);
49
Johannes Berg8318d782008-01-24 19:38:38 +010050static const struct ieee80211_rate rtl818x_rates[] = {
51 { .bitrate = 10, .hw_value = 0, },
52 { .bitrate = 20, .hw_value = 1, },
53 { .bitrate = 55, .hw_value = 2, },
54 { .bitrate = 110, .hw_value = 3, },
55 { .bitrate = 60, .hw_value = 4, },
56 { .bitrate = 90, .hw_value = 5, },
57 { .bitrate = 120, .hw_value = 6, },
58 { .bitrate = 180, .hw_value = 7, },
59 { .bitrate = 240, .hw_value = 8, },
60 { .bitrate = 360, .hw_value = 9, },
61 { .bitrate = 480, .hw_value = 10, },
62 { .bitrate = 540, .hw_value = 11, },
63};
64
65static const struct ieee80211_channel rtl818x_channels[] = {
66 { .center_freq = 2412 },
67 { .center_freq = 2417 },
68 { .center_freq = 2422 },
69 { .center_freq = 2427 },
70 { .center_freq = 2432 },
71 { .center_freq = 2437 },
72 { .center_freq = 2442 },
73 { .center_freq = 2447 },
74 { .center_freq = 2452 },
75 { .center_freq = 2457 },
76 { .center_freq = 2462 },
77 { .center_freq = 2467 },
78 { .center_freq = 2472 },
79 { .center_freq = 2484 },
80};
81
Johannes Berg4150c572007-09-17 01:29:23 -040082static void rtl8187_iowrite_async_cb(struct urb *urb)
83{
84 kfree(urb->context);
85 usb_free_urb(urb);
86}
87
88static void rtl8187_iowrite_async(struct rtl8187_priv *priv, __le16 addr,
89 void *data, u16 len)
90{
91 struct usb_ctrlrequest *dr;
92 struct urb *urb;
93 struct rtl8187_async_write_data {
94 u8 data[4];
95 struct usb_ctrlrequest dr;
96 } *buf;
Oliver Neukumea8ee242008-05-15 21:49:16 +020097 int rc;
Johannes Berg4150c572007-09-17 01:29:23 -040098
99 buf = kmalloc(sizeof(*buf), GFP_ATOMIC);
100 if (!buf)
101 return;
102
103 urb = usb_alloc_urb(0, GFP_ATOMIC);
104 if (!urb) {
105 kfree(buf);
106 return;
107 }
108
109 dr = &buf->dr;
110
111 dr->bRequestType = RTL8187_REQT_WRITE;
112 dr->bRequest = RTL8187_REQ_SET_REG;
113 dr->wValue = addr;
114 dr->wIndex = 0;
115 dr->wLength = cpu_to_le16(len);
116
117 memcpy(buf, data, len);
118
119 usb_fill_control_urb(urb, priv->udev, usb_sndctrlpipe(priv->udev, 0),
120 (unsigned char *)dr, buf, len,
121 rtl8187_iowrite_async_cb, buf);
Oliver Neukumea8ee242008-05-15 21:49:16 +0200122 rc = usb_submit_urb(urb, GFP_ATOMIC);
123 if (rc < 0) {
124 kfree(buf);
125 usb_free_urb(urb);
126 }
Johannes Berg4150c572007-09-17 01:29:23 -0400127}
128
129static inline void rtl818x_iowrite32_async(struct rtl8187_priv *priv,
130 __le32 *addr, u32 val)
131{
132 __le32 buf = cpu_to_le32(val);
133
134 rtl8187_iowrite_async(priv, cpu_to_le16((unsigned long)addr),
135 &buf, sizeof(buf));
136}
137
Michael Wu605bebe2007-05-14 01:41:02 -0400138void rtl8187_write_phy(struct ieee80211_hw *dev, u8 addr, u32 data)
139{
140 struct rtl8187_priv *priv = dev->priv;
141
142 data <<= 8;
143 data |= addr | 0x80;
144
145 rtl818x_iowrite8(priv, &priv->map->PHY[3], (data >> 24) & 0xFF);
146 rtl818x_iowrite8(priv, &priv->map->PHY[2], (data >> 16) & 0xFF);
147 rtl818x_iowrite8(priv, &priv->map->PHY[1], (data >> 8) & 0xFF);
148 rtl818x_iowrite8(priv, &priv->map->PHY[0], data & 0xFF);
149
150 msleep(1);
151}
152
153static void rtl8187_tx_cb(struct urb *urb)
154{
Michael Wu605bebe2007-05-14 01:41:02 -0400155 struct sk_buff *skb = (struct sk_buff *)urb->context;
Johannes Berge039fa42008-05-15 12:55:29 +0200156 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
157 struct ieee80211_hw *hw = info->driver_data[0];
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100158 struct rtl8187_priv *priv = hw->priv;
Michael Wu605bebe2007-05-14 01:41:02 -0400159
Johannes Berge039fa42008-05-15 12:55:29 +0200160 usb_free_urb(info->driver_data[1]);
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100161 skb_pull(skb, priv->is_rtl8187b ? sizeof(struct rtl8187b_tx_hdr) :
162 sizeof(struct rtl8187_tx_hdr));
Johannes Berge039fa42008-05-15 12:55:29 +0200163 memset(&info->status, 0, sizeof(info->status));
164 info->flags |= IEEE80211_TX_STAT_ACK;
165 ieee80211_tx_status_irqsafe(hw, skb);
Michael Wu605bebe2007-05-14 01:41:02 -0400166}
167
Johannes Berge039fa42008-05-15 12:55:29 +0200168static int rtl8187_tx(struct ieee80211_hw *dev, struct sk_buff *skb)
Michael Wu605bebe2007-05-14 01:41:02 -0400169{
170 struct rtl8187_priv *priv = dev->priv;
Johannes Berge039fa42008-05-15 12:55:29 +0200171 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100172 unsigned int ep;
173 void *buf;
Michael Wu605bebe2007-05-14 01:41:02 -0400174 struct urb *urb;
Michael Wu98798f42007-10-10 17:28:59 -0400175 __le16 rts_dur = 0;
176 u32 flags;
Oliver Neukumea8ee242008-05-15 21:49:16 +0200177 int rc;
Michael Wu605bebe2007-05-14 01:41:02 -0400178
179 urb = usb_alloc_urb(0, GFP_ATOMIC);
180 if (!urb) {
181 kfree_skb(skb);
182 return 0;
183 }
184
Michael Wu98798f42007-10-10 17:28:59 -0400185 flags = skb->len;
186 flags |= RTL8187_TX_FLAG_NO_ENCRYPT;
Johannes Bergaa68cbf2008-02-18 14:20:30 +0100187
Johannes Berge039fa42008-05-15 12:55:29 +0200188 flags |= ieee80211_get_tx_rate(dev, info)->hw_value << 24;
Harvey Harrison8b7b1e02008-06-11 14:21:56 -0700189 if (ieee80211_has_morefrags(((struct ieee80211_hdr *)skb->data)->frame_control))
Michael Wu98798f42007-10-10 17:28:59 -0400190 flags |= RTL8187_TX_FLAG_MORE_FRAG;
Johannes Berge039fa42008-05-15 12:55:29 +0200191 if (info->flags & IEEE80211_TX_CTL_USE_RTS_CTS) {
Michael Wu98798f42007-10-10 17:28:59 -0400192 flags |= RTL8187_TX_FLAG_RTS;
Johannes Berge039fa42008-05-15 12:55:29 +0200193 flags |= ieee80211_get_rts_cts_rate(dev, info)->hw_value << 19;
Johannes Berg32bfd352007-12-19 01:31:26 +0100194 rts_dur = ieee80211_rts_duration(dev, priv->vif,
Johannes Berge039fa42008-05-15 12:55:29 +0200195 skb->len, info);
196 } else if (info->flags & IEEE80211_TX_CTL_USE_CTS_PROTECT) {
Michael Wu98798f42007-10-10 17:28:59 -0400197 flags |= RTL8187_TX_FLAG_CTS;
Johannes Berge039fa42008-05-15 12:55:29 +0200198 flags |= ieee80211_get_rts_cts_rate(dev, info)->hw_value << 19;
Johannes Bergaa68cbf2008-02-18 14:20:30 +0100199 }
Michael Wu98798f42007-10-10 17:28:59 -0400200
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100201 if (!priv->is_rtl8187b) {
202 struct rtl8187_tx_hdr *hdr =
203 (struct rtl8187_tx_hdr *)skb_push(skb, sizeof(*hdr));
204 hdr->flags = cpu_to_le32(flags);
205 hdr->len = 0;
206 hdr->rts_duration = rts_dur;
207 hdr->retry = cpu_to_le32(info->control.retry_limit << 8);
208 buf = hdr;
209
210 ep = 2;
211 } else {
212 /* fc needs to be calculated before skb_push() */
213 unsigned int epmap[4] = { 6, 7, 5, 4 };
214 struct ieee80211_hdr *tx_hdr =
215 (struct ieee80211_hdr *)(skb->data);
216 u16 fc = le16_to_cpu(tx_hdr->frame_control);
217
218 struct rtl8187b_tx_hdr *hdr =
219 (struct rtl8187b_tx_hdr *)skb_push(skb, sizeof(*hdr));
220 struct ieee80211_rate *txrate =
221 ieee80211_get_tx_rate(dev, info);
222 memset(hdr, 0, sizeof(*hdr));
223 hdr->flags = cpu_to_le32(flags);
224 hdr->rts_duration = rts_dur;
225 hdr->retry = cpu_to_le32(info->control.retry_limit << 8);
226 hdr->tx_duration =
227 ieee80211_generic_frame_duration(dev, priv->vif,
228 skb->len, txrate);
229 buf = hdr;
230
231 if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT)
232 ep = 12;
233 else
234 ep = epmap[skb_get_queue_mapping(skb)];
235 }
Michael Wu605bebe2007-05-14 01:41:02 -0400236
Johannes Berge039fa42008-05-15 12:55:29 +0200237 info->driver_data[0] = dev;
238 info->driver_data[1] = urb;
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100239
240 usb_fill_bulk_urb(urb, priv->udev, usb_sndbulkpipe(priv->udev, ep),
241 buf, skb->len, rtl8187_tx_cb, skb);
Oliver Neukumea8ee242008-05-15 21:49:16 +0200242 rc = usb_submit_urb(urb, GFP_ATOMIC);
243 if (rc < 0) {
244 usb_free_urb(urb);
245 kfree_skb(skb);
246 }
Michael Wu605bebe2007-05-14 01:41:02 -0400247
248 return 0;
249}
250
251static void rtl8187_rx_cb(struct urb *urb)
252{
253 struct sk_buff *skb = (struct sk_buff *)urb->context;
254 struct rtl8187_rx_info *info = (struct rtl8187_rx_info *)skb->cb;
255 struct ieee80211_hw *dev = info->dev;
256 struct rtl8187_priv *priv = dev->priv;
Michael Wu605bebe2007-05-14 01:41:02 -0400257 struct ieee80211_rx_status rx_status = { 0 };
258 int rate, signal;
Johannes Berg4150c572007-09-17 01:29:23 -0400259 u32 flags;
Michael Wu605bebe2007-05-14 01:41:02 -0400260
261 spin_lock(&priv->rx_queue.lock);
262 if (skb->next)
263 __skb_unlink(skb, &priv->rx_queue);
264 else {
265 spin_unlock(&priv->rx_queue.lock);
266 return;
267 }
268 spin_unlock(&priv->rx_queue.lock);
269
270 if (unlikely(urb->status)) {
271 usb_free_urb(urb);
272 dev_kfree_skb_irq(skb);
273 return;
274 }
275
276 skb_put(skb, urb->actual_length);
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100277 if (!priv->is_rtl8187b) {
278 struct rtl8187_rx_hdr *hdr =
279 (typeof(hdr))(skb_tail_pointer(skb) - sizeof(*hdr));
280 flags = le32_to_cpu(hdr->flags);
281 signal = hdr->signal & 0x7f;
282 rx_status.antenna = (hdr->signal >> 7) & 1;
283 rx_status.signal = signal;
284 rx_status.noise = hdr->noise;
285 rx_status.mactime = le64_to_cpu(hdr->mac_time);
286 priv->signal = signal;
287 priv->quality = signal;
288 priv->noise = hdr->noise;
289 } else {
290 struct rtl8187b_rx_hdr *hdr =
291 (typeof(hdr))(skb_tail_pointer(skb) - sizeof(*hdr));
292 flags = le32_to_cpu(hdr->flags);
293 signal = hdr->agc >> 1;
294 rx_status.antenna = (hdr->signal >> 7) & 1;
295 rx_status.signal = 64 - min(hdr->noise, (u8)64);
296 rx_status.noise = hdr->noise;
297 rx_status.mactime = le64_to_cpu(hdr->mac_time);
298 priv->signal = hdr->signal;
299 priv->quality = hdr->agc >> 1;
300 priv->noise = hdr->noise;
301 }
Michael Wu605bebe2007-05-14 01:41:02 -0400302
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100303 skb_trim(skb, flags & 0x0FFF);
Johannes Berg4150c572007-09-17 01:29:23 -0400304 rate = (flags >> 20) & 0xF;
Michael Wu605bebe2007-05-14 01:41:02 -0400305 if (rate > 3) { /* OFDM rate */
306 if (signal > 90)
307 signal = 90;
308 else if (signal < 25)
309 signal = 25;
310 signal = 90 - signal;
311 } else { /* CCK rate */
312 if (signal > 95)
313 signal = 95;
314 else if (signal < 30)
315 signal = 30;
316 signal = 95 - signal;
317 }
318
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100319 rx_status.qual = priv->quality;
Bruno Randolf566bfe52008-05-08 19:15:40 +0200320 rx_status.signal = signal;
Johannes Berg8318d782008-01-24 19:38:38 +0100321 rx_status.rate_idx = rate;
322 rx_status.freq = dev->conf.channel->center_freq;
323 rx_status.band = dev->conf.channel->band;
Johannes Berg03bffc12007-12-04 20:33:40 +0100324 rx_status.flag |= RX_FLAG_TSFT;
Johannes Berg4150c572007-09-17 01:29:23 -0400325 if (flags & (1 << 13))
326 rx_status.flag |= RX_FLAG_FAILED_FCS_CRC;
Michael Wu605bebe2007-05-14 01:41:02 -0400327 ieee80211_rx_irqsafe(dev, skb, &rx_status);
328
329 skb = dev_alloc_skb(RTL8187_MAX_RX);
330 if (unlikely(!skb)) {
331 usb_free_urb(urb);
332 /* TODO check rx queue length and refill *somewhere* */
333 return;
334 }
335
336 info = (struct rtl8187_rx_info *)skb->cb;
337 info->urb = urb;
338 info->dev = dev;
339 urb->transfer_buffer = skb_tail_pointer(skb);
340 urb->context = skb;
341 skb_queue_tail(&priv->rx_queue, skb);
342
343 usb_submit_urb(urb, GFP_ATOMIC);
344}
345
346static int rtl8187_init_urbs(struct ieee80211_hw *dev)
347{
348 struct rtl8187_priv *priv = dev->priv;
349 struct urb *entry;
350 struct sk_buff *skb;
351 struct rtl8187_rx_info *info;
352
353 while (skb_queue_len(&priv->rx_queue) < 8) {
354 skb = __dev_alloc_skb(RTL8187_MAX_RX, GFP_KERNEL);
355 if (!skb)
356 break;
357 entry = usb_alloc_urb(0, GFP_KERNEL);
358 if (!entry) {
359 kfree_skb(skb);
360 break;
361 }
362 usb_fill_bulk_urb(entry, priv->udev,
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100363 usb_rcvbulkpipe(priv->udev,
364 priv->is_rtl8187b ? 3 : 1),
Michael Wu605bebe2007-05-14 01:41:02 -0400365 skb_tail_pointer(skb),
366 RTL8187_MAX_RX, rtl8187_rx_cb, skb);
367 info = (struct rtl8187_rx_info *)skb->cb;
368 info->urb = entry;
369 info->dev = dev;
370 skb_queue_tail(&priv->rx_queue, skb);
371 usb_submit_urb(entry, GFP_KERNEL);
372 }
373
374 return 0;
375}
376
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +0100377static int rtl8187_cmd_reset(struct ieee80211_hw *dev)
Michael Wu605bebe2007-05-14 01:41:02 -0400378{
379 struct rtl8187_priv *priv = dev->priv;
380 u8 reg;
381 int i;
382
Michael Wu605bebe2007-05-14 01:41:02 -0400383 reg = rtl818x_ioread8(priv, &priv->map->CMD);
384 reg &= (1 << 1);
385 reg |= RTL818X_CMD_RESET;
386 rtl818x_iowrite8(priv, &priv->map->CMD, reg);
387
388 i = 10;
389 do {
390 msleep(2);
391 if (!(rtl818x_ioread8(priv, &priv->map->CMD) &
392 RTL818X_CMD_RESET))
393 break;
394 } while (--i);
395
396 if (!i) {
397 printk(KERN_ERR "%s: Reset timeout!\n", wiphy_name(dev->wiphy));
398 return -ETIMEDOUT;
399 }
400
401 /* reload registers from eeprom */
402 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_LOAD);
403
404 i = 10;
405 do {
406 msleep(4);
407 if (!(rtl818x_ioread8(priv, &priv->map->EEPROM_CMD) &
408 RTL818X_EEPROM_CMD_CONFIG))
409 break;
410 } while (--i);
411
412 if (!i) {
413 printk(KERN_ERR "%s: eeprom reset timeout!\n",
414 wiphy_name(dev->wiphy));
415 return -ETIMEDOUT;
416 }
417
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +0100418 return 0;
419}
420
421static int rtl8187_init_hw(struct ieee80211_hw *dev)
422{
423 struct rtl8187_priv *priv = dev->priv;
424 u8 reg;
425 int res;
426
427 /* reset */
428 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
429 RTL818X_EEPROM_CMD_CONFIG);
Michael Wu605bebe2007-05-14 01:41:02 -0400430 reg = rtl818x_ioread8(priv, &priv->map->CONFIG3);
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +0100431 rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg |
432 RTL818X_CONFIG3_ANAPARAM_WRITE);
Michael Wu605bebe2007-05-14 01:41:02 -0400433 rtl818x_iowrite32(priv, &priv->map->ANAPARAM, RTL8225_ANAPARAM_ON);
434 rtl818x_iowrite32(priv, &priv->map->ANAPARAM2, RTL8225_ANAPARAM2_ON);
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +0100435 rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg &
436 ~RTL818X_CONFIG3_ANAPARAM_WRITE);
437 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
438 RTL818X_EEPROM_CMD_NORMAL);
439
440 rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0);
441
442 msleep(200);
443 rtl818x_iowrite8(priv, (u8 *)0xFE18, 0x10);
444 rtl818x_iowrite8(priv, (u8 *)0xFE18, 0x11);
445 rtl818x_iowrite8(priv, (u8 *)0xFE18, 0x00);
446 msleep(200);
447
448 res = rtl8187_cmd_reset(dev);
449 if (res)
450 return res;
451
452 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
453 reg = rtl818x_ioread8(priv, &priv->map->CONFIG3);
454 rtl818x_iowrite8(priv, &priv->map->CONFIG3,
455 reg | RTL818X_CONFIG3_ANAPARAM_WRITE);
456 rtl818x_iowrite32(priv, &priv->map->ANAPARAM, RTL8225_ANAPARAM_ON);
457 rtl818x_iowrite32(priv, &priv->map->ANAPARAM2, RTL8225_ANAPARAM2_ON);
458 rtl818x_iowrite8(priv, &priv->map->CONFIG3,
459 reg & ~RTL818X_CONFIG3_ANAPARAM_WRITE);
Michael Wu605bebe2007-05-14 01:41:02 -0400460 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
461
462 /* setup card */
463 rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0);
464 rtl818x_iowrite8(priv, &priv->map->GPIO, 0);
465
466 rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, (4 << 8));
467 rtl818x_iowrite8(priv, &priv->map->GPIO, 1);
468 rtl818x_iowrite8(priv, &priv->map->GP_ENABLE, 0);
469
470 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
Michael Wu605bebe2007-05-14 01:41:02 -0400471
472 rtl818x_iowrite16(priv, (__le16 *)0xFFF4, 0xFFFF);
473 reg = rtl818x_ioread8(priv, &priv->map->CONFIG1);
474 reg &= 0x3F;
475 reg |= 0x80;
476 rtl818x_iowrite8(priv, &priv->map->CONFIG1, reg);
477
478 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
479
480 rtl818x_iowrite32(priv, &priv->map->INT_TIMEOUT, 0);
481 rtl818x_iowrite8(priv, &priv->map->WPA_CONF, 0);
482 rtl818x_iowrite8(priv, &priv->map->RATE_FALLBACK, 0x81);
483
484 // TODO: set RESP_RATE and BRSR properly
485 rtl818x_iowrite8(priv, &priv->map->RESP_RATE, (8 << 4) | 0);
486 rtl818x_iowrite16(priv, &priv->map->BRSR, 0x01F3);
487
488 /* host_usb_init */
489 rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0);
490 rtl818x_iowrite8(priv, &priv->map->GPIO, 0);
491 reg = rtl818x_ioread8(priv, (u8 *)0xFE53);
492 rtl818x_iowrite8(priv, (u8 *)0xFE53, reg | (1 << 7));
493 rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, (4 << 8));
494 rtl818x_iowrite8(priv, &priv->map->GPIO, 0x20);
495 rtl818x_iowrite8(priv, &priv->map->GP_ENABLE, 0);
496 rtl818x_iowrite16(priv, &priv->map->RFPinsOutput, 0x80);
497 rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0x80);
498 rtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x80);
499 msleep(100);
500
501 rtl818x_iowrite32(priv, &priv->map->RF_TIMING, 0x000a8008);
502 rtl818x_iowrite16(priv, &priv->map->BRSR, 0xFFFF);
503 rtl818x_iowrite32(priv, &priv->map->RF_PARA, 0x00100044);
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +0100504 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
505 RTL818X_EEPROM_CMD_CONFIG);
Michael Wu605bebe2007-05-14 01:41:02 -0400506 rtl818x_iowrite8(priv, &priv->map->CONFIG3, 0x44);
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +0100507 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
508 RTL818X_EEPROM_CMD_NORMAL);
Michael Wu605bebe2007-05-14 01:41:02 -0400509 rtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FF7);
510 msleep(100);
511
Michael Wuf6532112007-10-14 14:43:16 -0400512 priv->rf->init(dev);
Michael Wu605bebe2007-05-14 01:41:02 -0400513
514 rtl818x_iowrite16(priv, &priv->map->BRSR, 0x01F3);
Michael Wuf6532112007-10-14 14:43:16 -0400515 reg = rtl818x_ioread8(priv, &priv->map->PGSELECT) & ~1;
516 rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg | 1);
Michael Wu605bebe2007-05-14 01:41:02 -0400517 rtl818x_iowrite16(priv, (__le16 *)0xFFFE, 0x10);
518 rtl818x_iowrite8(priv, &priv->map->TALLY_SEL, 0x80);
519 rtl818x_iowrite8(priv, (u8 *)0xFFFF, 0x60);
Michael Wuf6532112007-10-14 14:43:16 -0400520 rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg);
Michael Wu605bebe2007-05-14 01:41:02 -0400521
522 return 0;
523}
524
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +0100525static const u8 rtl8187b_reg_table[][3] = {
526 {0xF0, 0x32, 0}, {0xF1, 0x32, 0}, {0xF2, 0x00, 0}, {0xF3, 0x00, 0},
527 {0xF4, 0x32, 0}, {0xF5, 0x43, 0}, {0xF6, 0x00, 0}, {0xF7, 0x00, 0},
528 {0xF8, 0x46, 0}, {0xF9, 0xA4, 0}, {0xFA, 0x00, 0}, {0xFB, 0x00, 0},
529 {0xFC, 0x96, 0}, {0xFD, 0xA4, 0}, {0xFE, 0x00, 0}, {0xFF, 0x00, 0},
530
531 {0x58, 0x4B, 1}, {0x59, 0x00, 1}, {0x5A, 0x4B, 1}, {0x5B, 0x00, 1},
532 {0x60, 0x4B, 1}, {0x61, 0x09, 1}, {0x62, 0x4B, 1}, {0x63, 0x09, 1},
533 {0xCE, 0x0F, 1}, {0xCF, 0x00, 1}, {0xE0, 0xFF, 1}, {0xE1, 0x0F, 1},
534 {0xE2, 0x00, 1}, {0xF0, 0x4E, 1}, {0xF1, 0x01, 1}, {0xF2, 0x02, 1},
535 {0xF3, 0x03, 1}, {0xF4, 0x04, 1}, {0xF5, 0x05, 1}, {0xF6, 0x06, 1},
536 {0xF7, 0x07, 1}, {0xF8, 0x08, 1},
537
538 {0x4E, 0x00, 2}, {0x0C, 0x04, 2}, {0x21, 0x61, 2}, {0x22, 0x68, 2},
539 {0x23, 0x6F, 2}, {0x24, 0x76, 2}, {0x25, 0x7D, 2}, {0x26, 0x84, 2},
540 {0x27, 0x8D, 2}, {0x4D, 0x08, 2}, {0x50, 0x05, 2}, {0x51, 0xF5, 2},
541 {0x52, 0x04, 2}, {0x53, 0xA0, 2}, {0x54, 0x1F, 2}, {0x55, 0x23, 2},
542 {0x56, 0x45, 2}, {0x57, 0x67, 2}, {0x58, 0x08, 2}, {0x59, 0x08, 2},
543 {0x5A, 0x08, 2}, {0x5B, 0x08, 2}, {0x60, 0x08, 2}, {0x61, 0x08, 2},
544 {0x62, 0x08, 2}, {0x63, 0x08, 2}, {0x64, 0xCF, 2}, {0x72, 0x56, 2},
545 {0x73, 0x9A, 2},
546
547 {0x34, 0xF0, 0}, {0x35, 0x0F, 0}, {0x5B, 0x40, 0}, {0x84, 0x88, 0},
548 {0x85, 0x24, 0}, {0x88, 0x54, 0}, {0x8B, 0xB8, 0}, {0x8C, 0x07, 0},
549 {0x8D, 0x00, 0}, {0x94, 0x1B, 0}, {0x95, 0x12, 0}, {0x96, 0x00, 0},
550 {0x97, 0x06, 0}, {0x9D, 0x1A, 0}, {0x9F, 0x10, 0}, {0xB4, 0x22, 0},
551 {0xBE, 0x80, 0}, {0xDB, 0x00, 0}, {0xEE, 0x00, 0}, {0x91, 0x03, 0},
552
553 {0x4C, 0x00, 2}, {0x9F, 0x00, 3}, {0x8C, 0x01, 0}, {0x8D, 0x10, 0},
554 {0x8E, 0x08, 0}, {0x8F, 0x00, 0}
555};
556
557static int rtl8187b_init_hw(struct ieee80211_hw *dev)
558{
559 struct rtl8187_priv *priv = dev->priv;
560 int res, i;
561 u8 reg;
562
563 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
564 RTL818X_EEPROM_CMD_CONFIG);
565
566 reg = rtl818x_ioread8(priv, &priv->map->CONFIG3);
567 reg |= RTL818X_CONFIG3_ANAPARAM_WRITE | RTL818X_CONFIG3_GNT_SELECT;
568 rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg);
569 rtl818x_iowrite32(priv, &priv->map->ANAPARAM2, 0x727f3f52);
570 rtl818x_iowrite32(priv, &priv->map->ANAPARAM, 0x45090658);
571 rtl818x_iowrite8(priv, &priv->map->ANAPARAM3, 0);
572
573 rtl818x_iowrite8(priv, (u8 *)0xFF61, 0x10);
574 reg = rtl818x_ioread8(priv, (u8 *)0xFF62);
575 rtl818x_iowrite8(priv, (u8 *)0xFF62, reg & ~(1 << 5));
576 rtl818x_iowrite8(priv, (u8 *)0xFF62, reg | (1 << 5));
577
578 reg = rtl818x_ioread8(priv, &priv->map->CONFIG3);
579 reg &= ~RTL818X_CONFIG3_ANAPARAM_WRITE;
580 rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg);
581
582 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
583 RTL818X_EEPROM_CMD_NORMAL);
584
585 res = rtl8187_cmd_reset(dev);
586 if (res)
587 return res;
588
589 rtl818x_iowrite16(priv, (__le16 *)0xFF2D, 0x0FFF);
590 reg = rtl818x_ioread8(priv, &priv->map->CW_CONF);
591 reg |= RTL818X_CW_CONF_PERPACKET_RETRY_SHIFT;
592 rtl818x_iowrite8(priv, &priv->map->CW_CONF, reg);
593 reg = rtl818x_ioread8(priv, &priv->map->TX_AGC_CTL);
594 reg |= RTL818X_TX_AGC_CTL_PERPACKET_GAIN_SHIFT |
595 RTL818X_TX_AGC_CTL_PERPACKET_ANTSEL_SHIFT;
596 rtl818x_iowrite8(priv, &priv->map->TX_AGC_CTL, reg);
597
598 rtl818x_iowrite16_idx(priv, (__le16 *)0xFFE0, 0x0FFF, 1);
599 reg = rtl818x_ioread8(priv, &priv->map->RATE_FALLBACK);
600 reg |= RTL818X_RATE_FALLBACK_ENABLE;
601 rtl818x_iowrite8(priv, &priv->map->RATE_FALLBACK, reg);
602
603 rtl818x_iowrite16(priv, &priv->map->BEACON_INTERVAL, 100);
604 rtl818x_iowrite16(priv, &priv->map->ATIM_WND, 2);
605 rtl818x_iowrite16_idx(priv, (__le16 *)0xFFD4, 0xFFFF, 1);
606
607 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
608 RTL818X_EEPROM_CMD_CONFIG);
609 reg = rtl818x_ioread8(priv, &priv->map->CONFIG1);
610 rtl818x_iowrite8(priv, &priv->map->CONFIG1, (reg & 0x3F) | 0x80);
611 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
612 RTL818X_EEPROM_CMD_NORMAL);
613
614 rtl818x_iowrite8(priv, &priv->map->WPA_CONF, 0);
615 for (i = 0; i < ARRAY_SIZE(rtl8187b_reg_table); i++) {
616 rtl818x_iowrite8_idx(priv,
617 (u8 *)(uintptr_t)
618 (rtl8187b_reg_table[i][0] | 0xFF00),
619 rtl8187b_reg_table[i][1],
620 rtl8187b_reg_table[i][2]);
621 }
622
623 rtl818x_iowrite16(priv, &priv->map->TID_AC_MAP, 0xFA50);
624 rtl818x_iowrite16(priv, &priv->map->INT_MIG, 0);
625
626 rtl818x_iowrite32_idx(priv, (__le32 *)0xFFF0, 0, 1);
627 rtl818x_iowrite32_idx(priv, (__le32 *)0xFFF4, 0, 1);
628 rtl818x_iowrite8_idx(priv, (u8 *)0xFFF8, 0, 1);
629
630 rtl818x_iowrite32(priv, &priv->map->RF_TIMING, 0x00004001);
631
632 rtl818x_iowrite16_idx(priv, (__le16 *)0xFF72, 0x569A, 2);
633
634 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
635 RTL818X_EEPROM_CMD_CONFIG);
636 reg = rtl818x_ioread8(priv, &priv->map->CONFIG3);
637 reg |= RTL818X_CONFIG3_ANAPARAM_WRITE;
638 rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg);
639 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
640 RTL818X_EEPROM_CMD_NORMAL);
641
642 rtl818x_iowrite16(priv, &priv->map->RFPinsOutput, 0x0480);
643 rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0x2488);
644 rtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);
645 msleep(1100);
646
647 priv->rf->init(dev);
648
649 reg = RTL818X_CMD_TX_ENABLE | RTL818X_CMD_RX_ENABLE;
650 rtl818x_iowrite8(priv, &priv->map->CMD, reg);
651 rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0xFFFF);
652
653 rtl818x_iowrite8(priv, (u8 *)0xFE41, 0xF4);
654 rtl818x_iowrite8(priv, (u8 *)0xFE40, 0x00);
655 rtl818x_iowrite8(priv, (u8 *)0xFE42, 0x00);
656 rtl818x_iowrite8(priv, (u8 *)0xFE42, 0x01);
657 rtl818x_iowrite8(priv, (u8 *)0xFE40, 0x0F);
658 rtl818x_iowrite8(priv, (u8 *)0xFE42, 0x00);
659 rtl818x_iowrite8(priv, (u8 *)0xFE42, 0x01);
660
661 reg = rtl818x_ioread8(priv, (u8 *)0xFFDB);
662 rtl818x_iowrite8(priv, (u8 *)0xFFDB, reg | (1 << 2));
663 rtl818x_iowrite16_idx(priv, (__le16 *)0xFF72, 0x59FA, 3);
664 rtl818x_iowrite16_idx(priv, (__le16 *)0xFF74, 0x59D2, 3);
665 rtl818x_iowrite16_idx(priv, (__le16 *)0xFF76, 0x59D2, 3);
666 rtl818x_iowrite16_idx(priv, (__le16 *)0xFF78, 0x19FA, 3);
667 rtl818x_iowrite16_idx(priv, (__le16 *)0xFF7A, 0x19FA, 3);
668 rtl818x_iowrite16_idx(priv, (__le16 *)0xFF7C, 0x00D0, 3);
669 rtl818x_iowrite8(priv, (u8 *)0xFF61, 0);
670 rtl818x_iowrite8_idx(priv, (u8 *)0xFF80, 0x0F, 1);
671 rtl818x_iowrite8_idx(priv, (u8 *)0xFF83, 0x03, 1);
672 rtl818x_iowrite8(priv, (u8 *)0xFFDA, 0x10);
673 rtl818x_iowrite8_idx(priv, (u8 *)0xFF4D, 0x08, 2);
674
675 rtl818x_iowrite32(priv, &priv->map->HSSI_PARA, 0x0600321B);
676
677 rtl818x_iowrite16_idx(priv, (__le16 *)0xFFEC, 0x0800, 1);
678
679 return 0;
680}
681
Johannes Berg4150c572007-09-17 01:29:23 -0400682static int rtl8187_start(struct ieee80211_hw *dev)
Michael Wu605bebe2007-05-14 01:41:02 -0400683{
684 struct rtl8187_priv *priv = dev->priv;
685 u32 reg;
686 int ret;
687
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +0100688 ret = (!priv->is_rtl8187b) ? rtl8187_init_hw(dev) :
689 rtl8187b_init_hw(dev);
Michael Wu605bebe2007-05-14 01:41:02 -0400690 if (ret)
691 return ret;
692
Hin-Tak Leungf8a08c32008-07-08 12:33:34 +0100693 if (priv->is_rtl8187b) {
694 reg = RTL818X_RX_CONF_MGMT |
695 RTL818X_RX_CONF_DATA |
696 RTL818X_RX_CONF_BROADCAST |
697 RTL818X_RX_CONF_NICMAC |
698 RTL818X_RX_CONF_BSSID |
699 (7 << 13 /* RX FIFO threshold NONE */) |
700 (7 << 10 /* MAX RX DMA */) |
701 RTL818X_RX_CONF_RX_AUTORESETPHY |
702 RTL818X_RX_CONF_ONLYERLPKT |
703 RTL818X_RX_CONF_MULTICAST;
704 priv->rx_conf = reg;
705 rtl818x_iowrite32(priv, &priv->map->RX_CONF, reg);
706
707 rtl818x_iowrite32(priv, &priv->map->TX_CONF,
708 RTL818X_TX_CONF_HW_SEQNUM |
709 RTL818X_TX_CONF_DISREQQSIZE |
710 (7 << 8 /* short retry limit */) |
711 (7 << 0 /* long retry limit */) |
712 (7 << 21 /* MAX TX DMA */));
713 rtl8187_init_urbs(dev);
714 return 0;
715 }
716
Michael Wu605bebe2007-05-14 01:41:02 -0400717 rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0xFFFF);
718
Michael Wu2fe14262007-10-20 20:05:31 -0400719 rtl818x_iowrite32(priv, &priv->map->MAR[0], ~0);
720 rtl818x_iowrite32(priv, &priv->map->MAR[1], ~0);
721
Michael Wu605bebe2007-05-14 01:41:02 -0400722 rtl8187_init_urbs(dev);
723
724 reg = RTL818X_RX_CONF_ONLYERLPKT |
725 RTL818X_RX_CONF_RX_AUTORESETPHY |
726 RTL818X_RX_CONF_BSSID |
727 RTL818X_RX_CONF_MGMT |
Michael Wu605bebe2007-05-14 01:41:02 -0400728 RTL818X_RX_CONF_DATA |
729 (7 << 13 /* RX FIFO threshold NONE */) |
730 (7 << 10 /* MAX RX DMA */) |
731 RTL818X_RX_CONF_BROADCAST |
Michael Wu605bebe2007-05-14 01:41:02 -0400732 RTL818X_RX_CONF_NICMAC;
Michael Wu605bebe2007-05-14 01:41:02 -0400733
Johannes Berg4150c572007-09-17 01:29:23 -0400734 priv->rx_conf = reg;
Michael Wu605bebe2007-05-14 01:41:02 -0400735 rtl818x_iowrite32(priv, &priv->map->RX_CONF, reg);
736
737 reg = rtl818x_ioread8(priv, &priv->map->CW_CONF);
738 reg &= ~RTL818X_CW_CONF_PERPACKET_CW_SHIFT;
739 reg |= RTL818X_CW_CONF_PERPACKET_RETRY_SHIFT;
740 rtl818x_iowrite8(priv, &priv->map->CW_CONF, reg);
741
742 reg = rtl818x_ioread8(priv, &priv->map->TX_AGC_CTL);
743 reg &= ~RTL818X_TX_AGC_CTL_PERPACKET_GAIN_SHIFT;
744 reg &= ~RTL818X_TX_AGC_CTL_PERPACKET_ANTSEL_SHIFT;
745 reg &= ~RTL818X_TX_AGC_CTL_FEEDBACK_ANT;
746 rtl818x_iowrite8(priv, &priv->map->TX_AGC_CTL, reg);
747
748 reg = RTL818X_TX_CONF_CW_MIN |
749 (7 << 21 /* MAX TX DMA */) |
750 RTL818X_TX_CONF_NO_ICV;
751 rtl818x_iowrite32(priv, &priv->map->TX_CONF, reg);
752
753 reg = rtl818x_ioread8(priv, &priv->map->CMD);
754 reg |= RTL818X_CMD_TX_ENABLE;
755 reg |= RTL818X_CMD_RX_ENABLE;
756 rtl818x_iowrite8(priv, &priv->map->CMD, reg);
757
758 return 0;
759}
760
Johannes Berg4150c572007-09-17 01:29:23 -0400761static void rtl8187_stop(struct ieee80211_hw *dev)
Michael Wu605bebe2007-05-14 01:41:02 -0400762{
763 struct rtl8187_priv *priv = dev->priv;
764 struct rtl8187_rx_info *info;
765 struct sk_buff *skb;
766 u32 reg;
767
768 rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0);
769
770 reg = rtl818x_ioread8(priv, &priv->map->CMD);
771 reg &= ~RTL818X_CMD_TX_ENABLE;
772 reg &= ~RTL818X_CMD_RX_ENABLE;
773 rtl818x_iowrite8(priv, &priv->map->CMD, reg);
774
Michael Wuf6532112007-10-14 14:43:16 -0400775 priv->rf->stop(dev);
Michael Wu605bebe2007-05-14 01:41:02 -0400776
777 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
778 reg = rtl818x_ioread8(priv, &priv->map->CONFIG4);
779 rtl818x_iowrite8(priv, &priv->map->CONFIG4, reg | RTL818X_CONFIG4_VCOOFF);
780 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
781
782 while ((skb = skb_dequeue(&priv->rx_queue))) {
783 info = (struct rtl8187_rx_info *)skb->cb;
784 usb_kill_urb(info->urb);
785 kfree_skb(skb);
786 }
Johannes Berg4150c572007-09-17 01:29:23 -0400787 return;
Michael Wu605bebe2007-05-14 01:41:02 -0400788}
789
790static int rtl8187_add_interface(struct ieee80211_hw *dev,
791 struct ieee80211_if_init_conf *conf)
792{
793 struct rtl8187_priv *priv = dev->priv;
Johannes Berg4150c572007-09-17 01:29:23 -0400794 int i;
Michael Wu605bebe2007-05-14 01:41:02 -0400795
Johannes Berg4150c572007-09-17 01:29:23 -0400796 if (priv->mode != IEEE80211_IF_TYPE_MNTR)
797 return -EOPNOTSUPP;
Michael Wu605bebe2007-05-14 01:41:02 -0400798
799 switch (conf->type) {
800 case IEEE80211_IF_TYPE_STA:
Michael Wu605bebe2007-05-14 01:41:02 -0400801 priv->mode = conf->type;
802 break;
803 default:
804 return -EOPNOTSUPP;
805 }
806
Herton Ronaldo Krzesinskiaa979a62008-04-09 16:38:31 -0300807 priv->vif = conf->vif;
808
Johannes Berg4150c572007-09-17 01:29:23 -0400809 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
810 for (i = 0; i < ETH_ALEN; i++)
811 rtl818x_iowrite8(priv, &priv->map->MAC[i],
812 ((u8 *)conf->mac_addr)[i]);
813 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
Michael Wu605bebe2007-05-14 01:41:02 -0400814
815 return 0;
816}
817
818static void rtl8187_remove_interface(struct ieee80211_hw *dev,
819 struct ieee80211_if_init_conf *conf)
820{
821 struct rtl8187_priv *priv = dev->priv;
Johannes Berg4150c572007-09-17 01:29:23 -0400822 priv->mode = IEEE80211_IF_TYPE_MNTR;
Herton Ronaldo Krzesinskiaa979a62008-04-09 16:38:31 -0300823 priv->vif = NULL;
Michael Wu605bebe2007-05-14 01:41:02 -0400824}
825
826static int rtl8187_config(struct ieee80211_hw *dev, struct ieee80211_conf *conf)
827{
828 struct rtl8187_priv *priv = dev->priv;
Michael Wuf6532112007-10-14 14:43:16 -0400829 u32 reg;
830
831 reg = rtl818x_ioread32(priv, &priv->map->TX_CONF);
832 /* Enable TX loopback on MAC level to avoid TX during channel
833 * changes, as this has be seen to causes problems and the
834 * card will stop work until next reset
835 */
836 rtl818x_iowrite32(priv, &priv->map->TX_CONF,
837 reg | RTL818X_TX_CONF_LOOPBACK_MAC);
838 msleep(10);
839 priv->rf->set_chan(dev, conf);
840 msleep(10);
841 rtl818x_iowrite32(priv, &priv->map->TX_CONF, reg);
Michael Wu605bebe2007-05-14 01:41:02 -0400842
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100843 if (!priv->is_rtl8187b) {
844 rtl818x_iowrite8(priv, &priv->map->SIFS, 0x22);
Michael Wu605bebe2007-05-14 01:41:02 -0400845
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100846 if (conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME) {
847 rtl818x_iowrite8(priv, &priv->map->SLOT, 0x9);
848 rtl818x_iowrite8(priv, &priv->map->DIFS, 0x14);
849 rtl818x_iowrite8(priv, &priv->map->EIFS, 91 - 0x14);
850 rtl818x_iowrite8(priv, &priv->map->CW_VAL, 0x73);
851 } else {
852 rtl818x_iowrite8(priv, &priv->map->SLOT, 0x14);
853 rtl818x_iowrite8(priv, &priv->map->DIFS, 0x24);
854 rtl818x_iowrite8(priv, &priv->map->EIFS, 91 - 0x24);
855 rtl818x_iowrite8(priv, &priv->map->CW_VAL, 0xa5);
856 }
Michael Wu605bebe2007-05-14 01:41:02 -0400857 }
858
859 rtl818x_iowrite16(priv, &priv->map->ATIM_WND, 2);
860 rtl818x_iowrite16(priv, &priv->map->ATIMTR_INTERVAL, 100);
861 rtl818x_iowrite16(priv, &priv->map->BEACON_INTERVAL, 100);
862 rtl818x_iowrite16(priv, &priv->map->BEACON_INTERVAL_TIME, 100);
863 return 0;
864}
865
Johannes Berg32bfd352007-12-19 01:31:26 +0100866static int rtl8187_config_interface(struct ieee80211_hw *dev,
867 struct ieee80211_vif *vif,
Michael Wu605bebe2007-05-14 01:41:02 -0400868 struct ieee80211_if_conf *conf)
869{
870 struct rtl8187_priv *priv = dev->priv;
871 int i;
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100872 u8 reg;
Michael Wu605bebe2007-05-14 01:41:02 -0400873
Michael Wu605bebe2007-05-14 01:41:02 -0400874 for (i = 0; i < ETH_ALEN; i++)
875 rtl818x_iowrite8(priv, &priv->map->BSSID[i], conf->bssid[i]);
876
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100877 if (is_valid_ether_addr(conf->bssid)) {
878 reg = RTL818X_MSR_INFRA;
879 if (priv->is_rtl8187b)
880 reg |= RTL818X_MSR_ENEDCA;
881 rtl818x_iowrite8(priv, &priv->map->MSR, reg);
882 } else {
883 reg = RTL818X_MSR_NO_LINK;
884 rtl818x_iowrite8(priv, &priv->map->MSR, reg);
885 }
Michael Wu605bebe2007-05-14 01:41:02 -0400886
887 return 0;
888}
889
Johannes Berg4150c572007-09-17 01:29:23 -0400890static void rtl8187_configure_filter(struct ieee80211_hw *dev,
891 unsigned int changed_flags,
892 unsigned int *total_flags,
Michael Wu2fe14262007-10-20 20:05:31 -0400893 int mc_count, struct dev_addr_list *mclist)
Johannes Berg4150c572007-09-17 01:29:23 -0400894{
895 struct rtl8187_priv *priv = dev->priv;
896
Johannes Berg4150c572007-09-17 01:29:23 -0400897 if (changed_flags & FIF_FCSFAIL)
898 priv->rx_conf ^= RTL818X_RX_CONF_FCS;
899 if (changed_flags & FIF_CONTROL)
900 priv->rx_conf ^= RTL818X_RX_CONF_CTRL;
901 if (changed_flags & FIF_OTHER_BSS)
902 priv->rx_conf ^= RTL818X_RX_CONF_MONITOR;
Michael Wu2fe14262007-10-20 20:05:31 -0400903 if (*total_flags & FIF_ALLMULTI || mc_count > 0)
Johannes Berg4150c572007-09-17 01:29:23 -0400904 priv->rx_conf |= RTL818X_RX_CONF_MULTICAST;
Michael Wu2fe14262007-10-20 20:05:31 -0400905 else
906 priv->rx_conf &= ~RTL818X_RX_CONF_MULTICAST;
Johannes Berg4150c572007-09-17 01:29:23 -0400907
Michael Wu2fe14262007-10-20 20:05:31 -0400908 *total_flags = 0;
909
Johannes Berg4150c572007-09-17 01:29:23 -0400910 if (priv->rx_conf & RTL818X_RX_CONF_FCS)
911 *total_flags |= FIF_FCSFAIL;
912 if (priv->rx_conf & RTL818X_RX_CONF_CTRL)
913 *total_flags |= FIF_CONTROL;
914 if (priv->rx_conf & RTL818X_RX_CONF_MONITOR)
915 *total_flags |= FIF_OTHER_BSS;
Michael Wu2fe14262007-10-20 20:05:31 -0400916 if (priv->rx_conf & RTL818X_RX_CONF_MULTICAST)
917 *total_flags |= FIF_ALLMULTI;
Johannes Berg4150c572007-09-17 01:29:23 -0400918
919 rtl818x_iowrite32_async(priv, &priv->map->RX_CONF, priv->rx_conf);
920}
921
Michael Wu605bebe2007-05-14 01:41:02 -0400922static const struct ieee80211_ops rtl8187_ops = {
923 .tx = rtl8187_tx,
Johannes Berg4150c572007-09-17 01:29:23 -0400924 .start = rtl8187_start,
Michael Wu605bebe2007-05-14 01:41:02 -0400925 .stop = rtl8187_stop,
926 .add_interface = rtl8187_add_interface,
927 .remove_interface = rtl8187_remove_interface,
928 .config = rtl8187_config,
929 .config_interface = rtl8187_config_interface,
Johannes Berg4150c572007-09-17 01:29:23 -0400930 .configure_filter = rtl8187_configure_filter,
Michael Wu605bebe2007-05-14 01:41:02 -0400931};
932
933static void rtl8187_eeprom_register_read(struct eeprom_93cx6 *eeprom)
934{
935 struct ieee80211_hw *dev = eeprom->data;
936 struct rtl8187_priv *priv = dev->priv;
937 u8 reg = rtl818x_ioread8(priv, &priv->map->EEPROM_CMD);
938
939 eeprom->reg_data_in = reg & RTL818X_EEPROM_CMD_WRITE;
940 eeprom->reg_data_out = reg & RTL818X_EEPROM_CMD_READ;
941 eeprom->reg_data_clock = reg & RTL818X_EEPROM_CMD_CK;
942 eeprom->reg_chip_select = reg & RTL818X_EEPROM_CMD_CS;
943}
944
945static void rtl8187_eeprom_register_write(struct eeprom_93cx6 *eeprom)
946{
947 struct ieee80211_hw *dev = eeprom->data;
948 struct rtl8187_priv *priv = dev->priv;
949 u8 reg = RTL818X_EEPROM_CMD_PROGRAM;
950
951 if (eeprom->reg_data_in)
952 reg |= RTL818X_EEPROM_CMD_WRITE;
953 if (eeprom->reg_data_out)
954 reg |= RTL818X_EEPROM_CMD_READ;
955 if (eeprom->reg_data_clock)
956 reg |= RTL818X_EEPROM_CMD_CK;
957 if (eeprom->reg_chip_select)
958 reg |= RTL818X_EEPROM_CMD_CS;
959
960 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, reg);
961 udelay(10);
962}
963
964static int __devinit rtl8187_probe(struct usb_interface *intf,
965 const struct usb_device_id *id)
966{
967 struct usb_device *udev = interface_to_usbdev(intf);
968 struct ieee80211_hw *dev;
969 struct rtl8187_priv *priv;
970 struct eeprom_93cx6 eeprom;
971 struct ieee80211_channel *channel;
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +0100972 const char *chip_name;
Michael Wu605bebe2007-05-14 01:41:02 -0400973 u16 txpwr, reg;
974 int err, i;
Joe Perches0795af52007-10-03 17:59:30 -0700975 DECLARE_MAC_BUF(mac);
Michael Wu605bebe2007-05-14 01:41:02 -0400976
977 dev = ieee80211_alloc_hw(sizeof(*priv), &rtl8187_ops);
978 if (!dev) {
979 printk(KERN_ERR "rtl8187: ieee80211 alloc failed\n");
980 return -ENOMEM;
981 }
982
983 priv = dev->priv;
Larry Finger0e25b4e2008-07-08 09:43:43 -0500984 priv->is_rtl8187b = (id->driver_info == DEVICE_RTL8187B);
Michael Wu605bebe2007-05-14 01:41:02 -0400985
986 SET_IEEE80211_DEV(dev, &intf->dev);
987 usb_set_intfdata(intf, dev);
988 priv->udev = udev;
989
990 usb_get_dev(udev);
991
992 skb_queue_head_init(&priv->rx_queue);
Johannes Berg8318d782008-01-24 19:38:38 +0100993
994 BUILD_BUG_ON(sizeof(priv->channels) != sizeof(rtl818x_channels));
995 BUILD_BUG_ON(sizeof(priv->rates) != sizeof(rtl818x_rates));
996
Michael Wu605bebe2007-05-14 01:41:02 -0400997 memcpy(priv->channels, rtl818x_channels, sizeof(rtl818x_channels));
998 memcpy(priv->rates, rtl818x_rates, sizeof(rtl818x_rates));
999 priv->map = (struct rtl818x_csr *)0xFF00;
Johannes Berg8318d782008-01-24 19:38:38 +01001000
1001 priv->band.band = IEEE80211_BAND_2GHZ;
1002 priv->band.channels = priv->channels;
1003 priv->band.n_channels = ARRAY_SIZE(rtl818x_channels);
1004 priv->band.bitrates = priv->rates;
1005 priv->band.n_bitrates = ARRAY_SIZE(rtl818x_rates);
1006 dev->wiphy->bands[IEEE80211_BAND_2GHZ] = &priv->band;
1007
1008
Johannes Berg4150c572007-09-17 01:29:23 -04001009 priv->mode = IEEE80211_IF_TYPE_MNTR;
Michael Wu605bebe2007-05-14 01:41:02 -04001010 dev->flags = IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING |
Bruno Randolf566bfe52008-05-08 19:15:40 +02001011 IEEE80211_HW_RX_INCLUDES_FCS |
1012 IEEE80211_HW_SIGNAL_UNSPEC;
Bruno Randolf566bfe52008-05-08 19:15:40 +02001013 dev->max_signal = 65;
Michael Wu605bebe2007-05-14 01:41:02 -04001014
Michael Wu605bebe2007-05-14 01:41:02 -04001015 eeprom.data = dev;
1016 eeprom.register_read = rtl8187_eeprom_register_read;
1017 eeprom.register_write = rtl8187_eeprom_register_write;
1018 if (rtl818x_ioread32(priv, &priv->map->RX_CONF) & (1 << 6))
1019 eeprom.width = PCI_EEPROM_WIDTH_93C66;
1020 else
1021 eeprom.width = PCI_EEPROM_WIDTH_93C46;
1022
1023 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
1024 udelay(10);
1025
1026 eeprom_93cx6_multiread(&eeprom, RTL8187_EEPROM_MAC_ADDR,
1027 (__le16 __force *)dev->wiphy->perm_addr, 3);
1028 if (!is_valid_ether_addr(dev->wiphy->perm_addr)) {
1029 printk(KERN_WARNING "rtl8187: Invalid hwaddr! Using randomly "
1030 "generated MAC address\n");
1031 random_ether_addr(dev->wiphy->perm_addr);
1032 }
1033
1034 channel = priv->channels;
1035 for (i = 0; i < 3; i++) {
1036 eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_CHAN_1 + i,
1037 &txpwr);
Johannes Berg8318d782008-01-24 19:38:38 +01001038 (*channel++).hw_value = txpwr & 0xFF;
1039 (*channel++).hw_value = txpwr >> 8;
Michael Wu605bebe2007-05-14 01:41:02 -04001040 }
1041 for (i = 0; i < 2; i++) {
1042 eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_CHAN_4 + i,
1043 &txpwr);
Johannes Berg8318d782008-01-24 19:38:38 +01001044 (*channel++).hw_value = txpwr & 0xFF;
1045 (*channel++).hw_value = txpwr >> 8;
Michael Wu605bebe2007-05-14 01:41:02 -04001046 }
Michael Wu605bebe2007-05-14 01:41:02 -04001047
1048 eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_BASE,
1049 &priv->txpwr_base);
1050
Michael Wuf6532112007-10-14 14:43:16 -04001051 reg = rtl818x_ioread8(priv, &priv->map->PGSELECT) & ~1;
1052 rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg | 1);
Michael Wu605bebe2007-05-14 01:41:02 -04001053 /* 0 means asic B-cut, we should use SW 3 wire
1054 * bit-by-bit banging for radio. 1 means we can use
1055 * USB specific request to write radio registers */
1056 priv->asic_rev = rtl818x_ioread8(priv, (u8 *)0xFFFE) & 0x3;
Michael Wuf6532112007-10-14 14:43:16 -04001057 rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg);
Michael Wu605bebe2007-05-14 01:41:02 -04001058 rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
1059
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +01001060 if (!priv->is_rtl8187b) {
1061 u32 reg32;
1062 reg32 = rtl818x_ioread32(priv, &priv->map->TX_CONF);
1063 reg32 &= RTL818X_TX_CONF_HWVER_MASK;
1064 switch (reg32) {
Larry Finger0e25b4e2008-07-08 09:43:43 -05001065 case RTL818X_TX_CONF_R8187vD_B:
1066 /* Some RTL8187B devices have a USB ID of 0x8187
1067 * detect them here */
1068 chip_name = "RTL8187BvB(early)";
1069 priv->is_rtl8187b = 1;
1070 priv->hw_rev = RTL8187BvB;
1071 break;
1072 case RTL818X_TX_CONF_R8187vD:
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +01001073 chip_name = "RTL8187vD";
1074 break;
1075 default:
1076 chip_name = "RTL8187vB (default)";
1077 }
1078 } else {
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +01001079 /*
1080 * Force USB request to write radio registers for 8187B, Realtek
1081 * only uses it in their sources
1082 */
1083 /*if (priv->asic_rev == 0) {
1084 printk(KERN_WARNING "rtl8187: Forcing use of USB "
1085 "requests to write to radio registers\n");
1086 priv->asic_rev = 1;
1087 }*/
1088 switch (rtl818x_ioread8(priv, (u8 *)0xFFE1)) {
1089 case RTL818X_R8187B_B:
1090 chip_name = "RTL8187BvB";
1091 priv->hw_rev = RTL8187BvB;
1092 break;
1093 case RTL818X_R8187B_D:
1094 chip_name = "RTL8187BvD";
1095 priv->hw_rev = RTL8187BvD;
1096 break;
1097 case RTL818X_R8187B_E:
1098 chip_name = "RTL8187BvE";
1099 priv->hw_rev = RTL8187BvE;
1100 break;
1101 default:
1102 chip_name = "RTL8187BvB (default)";
1103 priv->hw_rev = RTL8187BvB;
1104 }
1105 }
1106
Larry Finger0e25b4e2008-07-08 09:43:43 -05001107 if (!priv->is_rtl8187b) {
1108 for (i = 0; i < 2; i++) {
1109 eeprom_93cx6_read(&eeprom,
1110 RTL8187_EEPROM_TXPWR_CHAN_6 + i,
1111 &txpwr);
1112 (*channel++).hw_value = txpwr & 0xFF;
1113 (*channel++).hw_value = txpwr >> 8;
1114 }
1115 } else {
1116 eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_CHAN_6,
1117 &txpwr);
1118 (*channel++).hw_value = txpwr & 0xFF;
1119
1120 eeprom_93cx6_read(&eeprom, 0x0A, &txpwr);
1121 (*channel++).hw_value = txpwr & 0xFF;
1122
1123 eeprom_93cx6_read(&eeprom, 0x1C, &txpwr);
1124 (*channel++).hw_value = txpwr & 0xFF;
1125 (*channel++).hw_value = txpwr >> 8;
1126 }
1127
1128 if (priv->is_rtl8187b)
1129 printk(KERN_WARNING "rtl8187: 8187B chip detected. Support "
1130 "is EXPERIMENTAL, and could damage your\n"
1131 " hardware, use at your own risk\n");
1132 if ((id->driver_info == DEVICE_RTL8187) && priv->is_rtl8187b)
1133 printk(KERN_INFO "rtl8187: inconsistency between id with OEM"
1134 " info!\n");
1135
Michael Wuf6532112007-10-14 14:43:16 -04001136 priv->rf = rtl8187_detect_rf(dev);
Larry Finger0e25b4e2008-07-08 09:43:43 -05001137 dev->extra_tx_headroom = (!priv->is_rtl8187b) ?
1138 sizeof(struct rtl8187_tx_hdr) :
1139 sizeof(struct rtl8187b_tx_hdr);
1140 if (!priv->is_rtl8187b)
1141 dev->queues = 1;
1142 else
1143 dev->queues = 4;
Michael Wu605bebe2007-05-14 01:41:02 -04001144
1145 err = ieee80211_register_hw(dev);
1146 if (err) {
1147 printk(KERN_ERR "rtl8187: Cannot register device\n");
1148 goto err_free_dev;
1149 }
1150
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +01001151 printk(KERN_INFO "%s: hwaddr %s, %s V%d + %s\n",
Joe Perches0795af52007-10-03 17:59:30 -07001152 wiphy_name(dev->wiphy), print_mac(mac, dev->wiphy->perm_addr),
Hin-Tak Leung6f7853f2008-07-08 12:36:04 +01001153 chip_name, priv->asic_rev, priv->rf->name);
Michael Wu605bebe2007-05-14 01:41:02 -04001154
1155 return 0;
1156
1157 err_free_dev:
1158 ieee80211_free_hw(dev);
1159 usb_set_intfdata(intf, NULL);
1160 usb_put_dev(udev);
1161 return err;
1162}
1163
1164static void __devexit rtl8187_disconnect(struct usb_interface *intf)
1165{
1166 struct ieee80211_hw *dev = usb_get_intfdata(intf);
1167 struct rtl8187_priv *priv;
1168
1169 if (!dev)
1170 return;
1171
1172 ieee80211_unregister_hw(dev);
1173
1174 priv = dev->priv;
1175 usb_put_dev(interface_to_usbdev(intf));
1176 ieee80211_free_hw(dev);
1177}
1178
1179static struct usb_driver rtl8187_driver = {
1180 .name = KBUILD_MODNAME,
1181 .id_table = rtl8187_table,
1182 .probe = rtl8187_probe,
Ihar Hrachyshka500c1192008-07-09 01:11:59 +03001183 .disconnect = __devexit_p(rtl8187_disconnect),
Michael Wu605bebe2007-05-14 01:41:02 -04001184};
1185
1186static int __init rtl8187_init(void)
1187{
1188 return usb_register(&rtl8187_driver);
1189}
1190
1191static void __exit rtl8187_exit(void)
1192{
1193 usb_deregister(&rtl8187_driver);
1194}
1195
1196module_init(rtl8187_init);
1197module_exit(rtl8187_exit);