blob: 48cc96aa0b5fb87a1db0144a6b3b26095783708d [file] [log] [blame]
Kukjin Kim1355bbc2012-10-24 13:41:15 +09001/*
2 * SAMSUNG EXYNOS5440 SoC device tree source
3 *
4 * Copyright (c) 2012 Samsung Electronics Co., Ltd.
5 * http://www.samsung.com
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10*/
11
12/include/ "skeleton.dtsi"
13
14/ {
15 compatible = "samsung,exynos5440";
16
17 interrupt-parent = <&gic>;
18
Thomas Abrahamd8bafc82013-03-09 17:11:33 +090019 clock: clock-controller@0x160000 {
20 compatible = "samsung,exynos5440-clock";
21 reg = <0x160000 0x1000>;
22 #clock-cells = <1>;
23 };
24
Kukjin Kim1355bbc2012-10-24 13:41:15 +090025 gic:interrupt-controller@2E0000 {
26 compatible = "arm,cortex-a15-gic";
27 #interrupt-cells = <3>;
28 interrupt-controller;
29 reg = <0x2E1000 0x1000>, <0x2E2000 0x1000>;
30 };
31
32 cpus {
Kukjin Kimf5108e12012-12-06 16:54:10 +090033 #address-cells = <1>;
34 #size-cells = <0>;
35
Kukjin Kim1355bbc2012-10-24 13:41:15 +090036 cpu@0 {
37 compatible = "arm,cortex-a15";
Kukjin Kimf5108e12012-12-06 16:54:10 +090038 reg = <0>;
Kukjin Kim1355bbc2012-10-24 13:41:15 +090039 };
40 cpu@1 {
41 compatible = "arm,cortex-a15";
Kukjin Kimf5108e12012-12-06 16:54:10 +090042 reg = <1>;
Kukjin Kim1355bbc2012-10-24 13:41:15 +090043 };
44 cpu@2 {
45 compatible = "arm,cortex-a15";
Kukjin Kimf5108e12012-12-06 16:54:10 +090046 reg = <2>;
Kukjin Kim1355bbc2012-10-24 13:41:15 +090047 };
48 cpu@3 {
49 compatible = "arm,cortex-a15";
Kukjin Kimf5108e12012-12-06 16:54:10 +090050 reg = <3>;
Kukjin Kim1355bbc2012-10-24 13:41:15 +090051 };
52 };
53
Kukjin Kimf5108e12012-12-06 16:54:10 +090054 timer {
55 compatible = "arm,cortex-a15-timer",
56 "arm,armv7-timer";
57 interrupts = <1 13 0xf08>,
58 <1 14 0xf08>,
59 <1 11 0xf08>,
60 <1 10 0xf08>;
61 clock-frequency = <50000000>;
62 };
63
Kukjin Kim1355bbc2012-10-24 13:41:15 +090064 serial@B0000 {
65 compatible = "samsung,exynos4210-uart";
66 reg = <0xB0000 0x1000>;
67 interrupts = <0 2 0>;
Thomas Abraham6a0338c2013-03-09 17:19:17 +090068 clocks = <&clock 21>, <&clock 21>;
69 clock-names = "uart", "clk_uart_baud0";
Kukjin Kim1355bbc2012-10-24 13:41:15 +090070 };
71
72 serial@C0000 {
73 compatible = "samsung,exynos4210-uart";
74 reg = <0xC0000 0x1000>;
75 interrupts = <0 3 0>;
Thomas Abraham6a0338c2013-03-09 17:19:17 +090076 clocks = <&clock 21>, <&clock 21>;
77 clock-names = "uart", "clk_uart_baud0";
Kukjin Kim1355bbc2012-10-24 13:41:15 +090078 };
79
80 spi {
81 compatible = "samsung,exynos4210-spi";
82 reg = <0xD0000 0x1000>;
83 interrupts = <0 4 0>;
84 tx-dma-channel = <&pdma0 5>; /* preliminary */
85 rx-dma-channel = <&pdma0 4>; /* preliminary */
86 #address-cells = <1>;
87 #size-cells = <0>;
Thomas Abraham6a0338c2013-03-09 17:19:17 +090088 clocks = <&clock 21>, <&clock 16>;
89 clock-names = "spi", "spi_busclk0";
Kukjin Kim1355bbc2012-10-24 13:41:15 +090090 };
91
92 pinctrl {
Thomas Abrahamf6925432012-12-27 13:25:02 -080093 compatible = "samsung,exynos5440-pinctrl";
Kukjin Kim1355bbc2012-10-24 13:41:15 +090094 reg = <0xE0000 0x1000>;
95 interrupt-controller;
96 #interrupt-cells = <2>;
Thomas Abrahamb1ce1012012-10-24 17:18:52 +090097 #gpio-cells = <2>;
98
99 fan: fan {
100 samsung,exynos5440-pin-function = <1>;
101 };
102
103 hdd_led0: hdd_led0 {
104 samsung,exynos5440-pin-function = <2>;
105 };
106
107 hdd_led1: hdd_led1 {
108 samsung,exynos5440-pin-function = <3>;
109 };
110
111 uart1: uart1 {
112 samsung,exynos5440-pin-function = <4>;
113 };
Kukjin Kim1355bbc2012-10-24 13:41:15 +0900114 };
115
116 i2c@F0000 {
Giridhar Maruthy49498c52012-12-28 09:33:58 -0800117 compatible = "samsung,exynos5440-i2c";
Kukjin Kim1355bbc2012-10-24 13:41:15 +0900118 reg = <0xF0000 0x1000>;
119 interrupts = <0 5 0>;
120 #address-cells = <1>;
121 #size-cells = <0>;
Thomas Abraham6a0338c2013-03-09 17:19:17 +0900122 clocks = <&clock 21>;
123 clock-names = "i2c";
Kukjin Kim1355bbc2012-10-24 13:41:15 +0900124 };
125
126 i2c@100000 {
Giridhar Maruthy49498c52012-12-28 09:33:58 -0800127 compatible = "samsung,exynos5440-i2c";
Kukjin Kim1355bbc2012-10-24 13:41:15 +0900128 reg = <0x100000 0x1000>;
129 interrupts = <0 6 0>;
130 #address-cells = <1>;
131 #size-cells = <0>;
Thomas Abraham6a0338c2013-03-09 17:19:17 +0900132 clocks = <&clock 21>;
133 clock-names = "i2c";
Kukjin Kim1355bbc2012-10-24 13:41:15 +0900134 };
135
136 watchdog {
137 compatible = "samsung,s3c2410-wdt";
138 reg = <0x110000 0x1000>;
139 interrupts = <0 1 0>;
Thomas Abraham6a0338c2013-03-09 17:19:17 +0900140 clocks = <&clock 21>;
141 clock-names = "watchdog";
Kukjin Kim1355bbc2012-10-24 13:41:15 +0900142 };
143
144 amba {
145 #address-cells = <1>;
146 #size-cells = <1>;
147 compatible = "arm,amba-bus";
148 interrupt-parent = <&gic>;
149 ranges;
150
151 pdma0: pdma@121A0000 {
152 compatible = "arm,pl330", "arm,primecell";
153 reg = <0x120000 0x1000>;
154 interrupts = <0 34 0>;
Thomas Abraham6a0338c2013-03-09 17:19:17 +0900155 clocks = <&clock 21>;
156 clock-names = "apb_pclk";
Padmavathi Venna0a96d4d2013-03-07 10:33:07 +0900157 #dma-cells = <1>;
158 #dma-channels = <8>;
159 #dma-requests = <32>;
Kukjin Kim1355bbc2012-10-24 13:41:15 +0900160 };
161
162 pdma1: pdma@121B0000 {
163 compatible = "arm,pl330", "arm,primecell";
164 reg = <0x121000 0x1000>;
165 interrupts = <0 35 0>;
Thomas Abraham6a0338c2013-03-09 17:19:17 +0900166 clocks = <&clock 21>;
167 clock-names = "apb_pclk";
Padmavathi Venna0a96d4d2013-03-07 10:33:07 +0900168 #dma-cells = <1>;
169 #dma-channels = <8>;
170 #dma-requests = <32>;
Kukjin Kim1355bbc2012-10-24 13:41:15 +0900171 };
172 };
173
174 rtc {
175 compatible = "samsung,s3c6410-rtc";
176 reg = <0x130000 0x1000>;
Giridhar Maruthye877a5a2012-12-27 18:02:58 -0800177 interrupts = <0 17 0>, <0 16 0>;
Thomas Abraham6a0338c2013-03-09 17:19:17 +0900178 clocks = <&clock 21>;
179 clock-names = "rtc";
Doug Anderson522ccdb2013-04-09 03:26:32 +0900180 status = "disabled";
Kukjin Kim1355bbc2012-10-24 13:41:15 +0900181 };
182};