blob: 3058e24946ad31fc496e8afc34792faf49ace063 [file] [log] [blame]
Archit Tanejae1ef4d22010-09-15 18:47:29 +05301/*
2 * linux/drivers/video/omap2/dss/dss_features.h
3 *
4 * Copyright (C) 2010 Texas Instruments
5 * Author: Archit Taneja <archit@ti.com>
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License version 2 as published by
9 * the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful, but WITHOUT
12 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
14 * more details.
15 *
16 * You should have received a copy of the GNU General Public License along with
17 * this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
20#ifndef __OMAP2_DSS_FEATURES_H
21#define __OMAP2_DSS_FEATURES_H
22
Archit Tanejad50cd032010-12-02 11:27:08 +000023#define MAX_DSS_MANAGERS 3
Archit Tanejae1ef4d22010-09-15 18:47:29 +053024#define MAX_DSS_OVERLAYS 3
Taneja, Architea751592011-03-08 05:50:35 -060025#define MAX_DSS_LCD_MANAGERS 2
Archit Tanejaa72b64b2011-05-12 17:26:26 +053026#define MAX_NUM_DSI 2
Archit Tanejae1ef4d22010-09-15 18:47:29 +053027
28/* DSS has feature id */
29enum dss_feat_id {
Archit Taneja9613c022011-03-22 06:33:36 -050030 FEAT_GLOBAL_ALPHA = 1 << 0,
31 FEAT_GLOBAL_ALPHA_VID1 = 1 << 1,
32 FEAT_PRE_MULT_ALPHA = 1 << 2,
33 FEAT_LCDENABLEPOL = 1 << 3,
34 FEAT_LCDENABLESIGNAL = 1 << 4,
35 FEAT_PCKFREEENABLE = 1 << 5,
36 FEAT_FUNCGATED = 1 << 6,
37 FEAT_MGR_LCD2 = 1 << 7,
38 FEAT_LINEBUFFERSPLIT = 1 << 8,
39 FEAT_ROWREPEATENABLE = 1 << 9,
40 FEAT_RESIZECONF = 1 << 10,
Murthy, Raghuveer5c6366e2011-03-03 09:27:58 -060041 /* Independent core clk divider */
Archit Taneja9613c022011-03-22 06:33:36 -050042 FEAT_CORE_CLK_DIV = 1 << 11,
43 FEAT_LCD_CLK_SRC = 1 << 12,
Tomi Valkeinenc94dfe02011-04-15 10:42:59 +030044 /* DSI-PLL power command 0x3 is not working */
Archit Taneja9613c022011-03-22 06:33:36 -050045 FEAT_DSI_PLL_PWR_BUG = 1 << 13,
46 FEAT_DSI_PLL_FREQSEL = 1 << 14,
Tomi Valkeinen95861362011-04-14 11:42:22 +030047 FEAT_DSI_DCS_CMD_CONFIG_VC = 1 << 15,
48 FEAT_DSI_VC_OCP_WIDTH = 1 << 16,
Tomi Valkeinen293ef192011-04-15 15:07:33 +030049 FEAT_DSI_REVERSE_TXCLKESC = 1 << 17,
Archit Taneja75d72472011-05-16 15:17:08 +053050 FEAT_DSI_GNQ = 1 << 18,
Ricardo Neri72e91ac2011-05-18 22:27:56 -050051 FEAT_HDMI_CTS_SWMODE = 1 << 19,
Amber Jainab5ca072011-05-19 19:47:53 +053052 FEAT_HANDLE_UV_SEPARATE = 1 << 20,
53 FEAT_ATTR2 = 1 << 21,
Tomi Valkeinen525dae62011-05-18 11:59:21 +030054 FEAT_VENC_REQUIRES_TV_DAC_CLK = 1 << 22,
Archit Tanejae1ef4d22010-09-15 18:47:29 +053055};
56
57/* DSS register field id */
58enum dss_feat_reg_field {
59 FEAT_REG_FIRHINC,
60 FEAT_REG_FIRVINC,
61 FEAT_REG_FIFOHIGHTHRESHOLD,
62 FEAT_REG_FIFOLOWTHRESHOLD,
63 FEAT_REG_FIFOSIZE,
Archit Taneja87a74842011-03-02 11:19:50 +053064 FEAT_REG_HORIZONTALACCU,
65 FEAT_REG_VERTICALACCU,
Taneja, Architea751592011-03-08 05:50:35 -060066 FEAT_REG_DISPC_CLK_SWITCH,
Taneja, Archit49641112011-03-14 23:28:23 -050067 FEAT_REG_DSIPLL_REGN,
68 FEAT_REG_DSIPLL_REGM,
69 FEAT_REG_DSIPLL_REGM_DISPC,
70 FEAT_REG_DSIPLL_REGM_DSI,
Archit Tanejae1ef4d22010-09-15 18:47:29 +053071};
72
Taneja, Archit31ef8232011-03-14 23:28:22 -050073enum dss_range_param {
74 FEAT_PARAM_DSS_FCK,
Taneja, Archit49641112011-03-14 23:28:23 -050075 FEAT_PARAM_DSIPLL_REGN,
76 FEAT_PARAM_DSIPLL_REGM,
77 FEAT_PARAM_DSIPLL_REGM_DISPC,
78 FEAT_PARAM_DSIPLL_REGM_DSI,
79 FEAT_PARAM_DSIPLL_FINT,
80 FEAT_PARAM_DSIPLL_LPDIV,
Taneja, Archit31ef8232011-03-14 23:28:22 -050081};
82
Archit Tanejae1ef4d22010-09-15 18:47:29 +053083/* DSS Feature Functions */
84int dss_feat_get_num_mgrs(void);
85int dss_feat_get_num_ovls(void);
Taneja, Archit31ef8232011-03-14 23:28:22 -050086unsigned long dss_feat_get_param_min(enum dss_range_param param);
87unsigned long dss_feat_get_param_max(enum dss_range_param param);
Archit Tanejae1ef4d22010-09-15 18:47:29 +053088enum omap_display_type dss_feat_get_supported_displays(enum omap_channel channel);
89enum omap_color_mode dss_feat_get_supported_color_modes(enum omap_plane plane);
Archit Taneja8dad2ab2010-11-25 17:58:10 +053090bool dss_feat_color_mode_supported(enum omap_plane plane,
91 enum omap_color_mode color_mode);
Archit Taneja89a35e52011-04-12 13:52:23 +053092const char *dss_feat_get_clk_source_name(enum omap_dss_clk_source id);
Archit Tanejae1ef4d22010-09-15 18:47:29 +053093
94bool dss_has_feature(enum dss_feat_id id);
95void dss_feat_get_reg_field(enum dss_feat_reg_field id, u8 *start, u8 *end);
96void dss_features_init(void);
97#endif