Blame - drivers/clocksource/Kconfig - kernel/msm-4.9

blob: 6a1151840510eddd82e71cfc2e028da249ba6598 [file] [log] [blame]

Jean Delvare	5839427	2014-06-16 11:48:45 +0200	[diff] [blame^]	1	menu "Clock Source drivers"
				2
Stephen Warren	ae278a9	2012-11-19 16:41:20 -0700	[diff] [blame]	3	config CLKSRC_OF
				4	bool
				5
Russell King	89c0b8e	2011-05-08 18:47:58 +0100	[diff] [blame]	6	config CLKSRC_I8253
				7	bool
Russell King	442c817	2011-05-08 14:06:52 +0100	[diff] [blame]	8
Thomas Gleixner	e6220bd	2011-06-09 13:08:25 +0000	[diff] [blame]	9	config CLKEVT_I8253
				10	bool
				11
Ralf Baechle	15f304b	2011-06-01 19:04:59 +0100	[diff] [blame]	12	config I8253_LOCK
				13	bool
				14
				15	config CLKBLD_I8253
Thomas Gleixner	e6220bd	2011-06-09 13:08:25 +0000	[diff] [blame]	16	def_bool y if CLKSRC_I8253 \|\| CLKEVT_I8253 \|\| I8253_LOCK
Ralf Baechle	15f304b	2011-06-01 19:04:59 +0100	[diff] [blame]	17
Russell King	442c817	2011-05-08 14:06:52 +0100	[diff] [blame]	18	config CLKSRC_MMIO
				19	bool
Jamie Iles	06c3df4	2011-06-06 12:43:07 +0100	[diff] [blame]	20
				21	config DW_APB_TIMER
				22	bool
Mattias Wallin	489bcce	2011-05-27 10:30:12 +0200	[diff] [blame]	23
Dinh Nguyen	cfda590	2012-07-11 15:13:16 -0500	[diff] [blame]	24	config DW_APB_TIMER_OF
				25	bool
Heiko Stuebner	1b4eca0	2013-06-04 11:38:11 +0200	[diff] [blame]	26	select DW_APB_TIMER
Heiko Stuebner	1002148	2013-06-04 11:38:42 +0200	[diff] [blame]	27	select CLKSRC_OF
Dinh Nguyen	cfda590	2012-07-11 15:13:16 -0500	[diff] [blame]	28
Gregory CLEMENT	6fe9cbd	2012-06-13 18:58:09 +0200	[diff] [blame]	29	config ARMADA_370_XP_TIMER
				30	bool
Jean Pihet	7b0dd72	2013-09-18 20:55:09 +0200	[diff] [blame]	31	select CLKSRC_OF
Gregory CLEMENT	6fe9cbd	2012-06-13 18:58:09 +0200	[diff] [blame]	32
Sebastian Hesselbarth	0c1dcfd	2013-06-11 08:38:50 +0200	[diff] [blame]	33	config ORION_TIMER
				34	select CLKSRC_OF
				35	select CLKSRC_MMIO
				36	bool
				37
Maxime Ripard	119fd63	2013-03-24 11:49:25 +0100	[diff] [blame]	38	config SUN4I_TIMER
Maxime Ripard	71c568c	2013-10-14 21:07:46 +0200	[diff] [blame]	39	select CLKSRC_MMIO
Maxime Ripard	b2ac5d7	2012-11-12 15:07:50 +0100	[diff] [blame]	40	bool
				41
Maxime Ripard	6790554	2013-11-07 12:01:48 +0100	[diff] [blame]	42	config SUN5I_HSTIMER
				43	select CLKSRC_MMIO
				44	bool
				45
Tony Prisk	ff7ec34	2013-01-14 17:58:21 +1300	[diff] [blame]	46	config VT8500_TIMER
				47	bool
				48
Michal Simek	4f0f234	2013-03-20 10:46:01 +0100	[diff] [blame]	49	config CADENCE_TTC_TIMER
				50	bool
				51
Linus Walleij	694e33a	2012-10-18 14:01:25 +0200	[diff] [blame]	52	config CLKSRC_NOMADIK_MTU
				53	bool
				54	depends on (ARCH_NOMADIK \|\| ARCH_U8500)
				55	select CLKSRC_MMIO
				56	help
				57	Support for Multi Timer Unit. MTU provides access
				58	to multiple interrupt generating programmable
				59	32-bit free running decrementing counters.
				60
				61	config CLKSRC_NOMADIK_MTU_SCHED_CLOCK
				62	bool
				63	depends on CLKSRC_NOMADIK_MTU
				64	help
				65	Use the Multi Timer Unit as the sched_clock.
				66
Mattias Wallin	489bcce	2011-05-27 10:30:12 +0200	[diff] [blame]	67	config CLKSRC_DBX500_PRCMU
				68	bool "Clocksource PRCMU Timer"
Linus Walleij	29746f4	2012-04-13 13:16:31 +0200	[diff] [blame]	69	depends on UX500_SOC_DB8500
Mattias Wallin	489bcce	2011-05-27 10:30:12 +0200	[diff] [blame]	70	default y
				71	help
				72	Use the always on PRCMU Timer as clocksource
				73
				74	config CLKSRC_DBX500_PRCMU_SCHED_CLOCK
				75	bool "Clocksource PRCMU Timer sched_clock"
Linus Walleij	694e33a	2012-10-18 14:01:25 +0200	[diff] [blame]	76	depends on (CLKSRC_DBX500_PRCMU && !CLKSRC_NOMADIK_MTU_SCHED_CLOCK)
Mattias Wallin	489bcce	2011-05-27 10:30:12 +0200	[diff] [blame]	77	default y
				78	help
				79	Use the always on PRCMU Timer as sched_clock
Marc Zyngier	985c067	2012-03-05 11:49:30 +0000	[diff] [blame]	80
Uwe Kleine-König	9c9b781	2013-10-03 21:56:29 +0200	[diff] [blame]	81	config CLKSRC_EFM32
				82	bool "Clocksource for Energy Micro's EFM32 SoCs" if !ARCH_EFM32
				83	depends on OF && ARM && (ARCH_EFM32 \|\| COMPILE_TEST)
Axel Lin	09ca275	2013-11-20 10:15:11 +0800	[diff] [blame]	84	select CLKSRC_MMIO
Uwe Kleine-König	9c9b781	2013-10-03 21:56:29 +0200	[diff] [blame]	85	default ARCH_EFM32
				86	help
				87	Support to use the timers of EFM32 SoCs as clock source and clock
				88	event device.
				89
Mark Rutland	8a4da6e	2012-11-12 14:33:44 +0000	[diff] [blame]	90	config ARM_ARCH_TIMER
				91	bool
Rob Herring	0583fe4	2013-04-10 18:27:51 -0500	[diff] [blame]	92	select CLKSRC_OF if OF
James Hogan	a2c5d4e	2012-10-09 10:54:39 +0100	[diff] [blame]	93
Will Deacon	037f637	2013-08-23 15:32:29 +0100	[diff] [blame]	94	config ARM_ARCH_TIMER_EVTSTREAM
				95	bool "Support for ARM architected timer event stream generation"
				96	default y if ARM_ARCH_TIMER
Stephen Boyd	77f7ce9	2013-11-20 12:02:03 -0800	[diff] [blame]	97	depends on ARM_ARCH_TIMER
Will Deacon	037f637	2013-08-23 15:32:29 +0100	[diff] [blame]	98	help
				99	This option enables support for event stream generation based on
				100	the ARM architected timer. It is used for waking up CPUs executing
				101	the wfe instruction at a frequency represented as a power-of-2
				102	divisor of the clock rate.
				103	The main use of the event stream is wfe-based timeouts of userspace
				104	locking implementations. It might also be useful for imposing timeout
				105	on wfe to safeguard against any programming errors in case an expected
				106	event is not generated.
				107	This must be disabled for hardware validation purposes to detect any
				108	hardware anomalies of missing events.
				109
Stuart Menefy	c1b40e4	2013-06-26 12:48:38 +0100	[diff] [blame]	110	config ARM_GLOBAL_TIMER
				111	bool
				112	select CLKSRC_OF if OF
				113	help
				114	This options enables support for the ARM global timer unit
				115
				116	config CLKSRC_ARM_GLOBAL_TIMER_SCHED_CLOCK
				117	bool
				118	depends on ARM_GLOBAL_TIMER
				119	default y
				120	help
				121	Use ARM global timer clock source as sched_clock
				122
James Hogan	a2c5d4e	2012-10-09 10:54:39 +0100	[diff] [blame]	123	config CLKSRC_METAG_GENERIC
				124	def_bool y if METAG
				125	help
				126	This option enables support for the Meta per-thread timers.
Thomas Abraham	6938d75a	2013-03-09 16:16:13 +0900	[diff] [blame]	127
				128	config CLKSRC_EXYNOS_MCT
				129	def_bool y if ARCH_EXYNOS
				130	help
				131	Support for Multi Core Timer controller on Exynos SoCs.
Arnd Bergmann	241a987	2013-05-06 23:49:09 +0200	[diff] [blame]	132
Tomasz Figa	f118998	2013-04-20 23:22:13 +0200	[diff] [blame]	133	config CLKSRC_SAMSUNG_PWM
Tomasz Figa	77d8443	2013-04-23 17:46:23 +0200	[diff] [blame]	134	bool
Tomasz Figa	f118998	2013-04-20 23:22:13 +0200	[diff] [blame]	135	help
				136	This is a new clocksource driver for the PWM timer found in
				137	Samsung S3C, S5P and Exynos SoCs, replacing an earlier driver
				138	for all devicetree enabled platforms. This driver will be
				139	needed only on systems that do not have the Exynos MCT available.
Jingchang Lu	c196724	2013-05-29 10:12:17 +0200	[diff] [blame]	140
Xiubo Li	2529c3a	2014-05-23 10:12:04 +0200	[diff] [blame]	141	config FSL_FTM_TIMER
				142	bool
				143	help
				144	Support for Freescale FlexTimer Module (FTM) timer.
				145
Jingchang Lu	c196724	2013-05-29 10:12:17 +0200	[diff] [blame]	146	config VF_PIT_TIMER
				147	bool
				148	help
				149	Support for Period Interrupt Timer on Freescale Vybrid Family SoCs.
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	150
				151	config SYS_SUPPORTS_SH_CMT
				152	bool
				153
				154	config SYS_SUPPORTS_SH_MTU2
				155	bool
				156
				157	config SYS_SUPPORTS_SH_TMU
				158	bool
				159
				160	config SYS_SUPPORTS_EM_STI
				161	bool
				162
				163	config SH_TIMER_CMT
				164	bool "Renesas CMT timer driver" if COMPILE_TEST
Geert Uytterhoeven	87291a9	2014-03-20 15:05:50 +0100	[diff] [blame]	165	depends on GENERIC_CLOCKEVENTS
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	166	default SYS_SUPPORTS_SH_CMT
				167	help
				168	This enables build of a clocksource and clockevent driver for
				169	the Compare Match Timer (CMT) hardware available in 16/32/48-bit
				170	variants on a wide range of Mobile and Automotive SoCs from Renesas.
				171
				172	config SH_TIMER_MTU2
				173	bool "Renesas MTU2 timer driver" if COMPILE_TEST
Geert Uytterhoeven	87291a9	2014-03-20 15:05:50 +0100	[diff] [blame]	174	depends on GENERIC_CLOCKEVENTS
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	175	default SYS_SUPPORTS_SH_MTU2
				176	help
				177	This enables build of a clockevent driver for the Multi-Function
				178	Timer Pulse Unit 2 (TMU2) hardware available on SoCs from Renesas.
				179	This hardware comes with 16 bit-timer registers.
				180
				181	config SH_TIMER_TMU
				182	bool "Renesas TMU timer driver" if COMPILE_TEST
Geert Uytterhoeven	87291a9	2014-03-20 15:05:50 +0100	[diff] [blame]	183	depends on GENERIC_CLOCKEVENTS
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	184	default SYS_SUPPORTS_SH_TMU
				185	help
				186	This enables build of a clocksource and clockevent driver for
				187	the 32-bit Timer Unit (TMU) hardware available on a wide range
				188	SoCs from Renesas.
				189
				190	config EM_TIMER_STI
				191	bool "Renesas STI timer driver" if COMPILE_TEST
Geert Uytterhoeven	87291a9	2014-03-20 15:05:50 +0100	[diff] [blame]	192	depends on GENERIC_CLOCKEVENTS
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	193	default SYS_SUPPORTS_EM_STI
				194	help
				195	This enables build of a clocksource and clockevent driver for
				196	the 48-bit System Timer (STI) hardware available on a SoCs
				197	such as EMEV2 from former NEC Electronics.
Linus Torvalds	dfc25e4	2014-04-05 13:51:19 -0700	[diff] [blame]	198
Kumar Gala	3f8e8ce	2014-01-29 16:17:30 -0600	[diff] [blame]	199	config CLKSRC_QCOM
				200	bool
Pawel Moll	220e2a8	2014-04-16 18:22:59 +0100	[diff] [blame]	201
				202	config CLKSRC_VERSATILE
				203	bool "ARM Versatile (Express) reference platforms clock source"
Arnd Bergmann	b33cdd2	2014-05-26 17:25:22 +0200	[diff] [blame]	204	depends on GENERIC_SCHED_CLOCK && !ARCH_USES_GETTIMEOFFSET
Pawel Moll	220e2a8	2014-04-16 18:22:59 +0100	[diff] [blame]	205	select CLKSRC_OF
				206	default y if MFD_VEXPRESS_SYSREG
				207	help
				208	This option enables clock source based on free running
				209	counter available in the "System Registers" block of
				210	ARM Versatile, RealView and Versatile Express reference
				211	platforms.
Jean Delvare	5839427	2014-06-16 11:48:45 +0200	[diff] [blame^]	212
				213	endmenu