blob: a8cc8f8f77c0d6688bdf0cb17dd169fe3a05a326 [file] [log] [blame]
Ben Dooks68d9ab32006-06-24 21:21:27 +01001/* linux/arch/arm/mach-s3c2410/s3c2412.c
2 *
3 * Copyright (c) 2006 Simtec Electronics
4 * Ben Dooks <ben@simtec.co.uk>
5 *
6 * http://armlinux.simtec.co.uk/.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
Ben Dooks68d9ab32006-06-24 21:21:27 +010011*/
12
13#include <linux/kernel.h>
14#include <linux/types.h>
15#include <linux/interrupt.h>
16#include <linux/list.h>
17#include <linux/timer.h>
18#include <linux/init.h>
19#include <linux/sysdev.h>
20#include <linux/platform_device.h>
21
22#include <asm/mach/arch.h>
23#include <asm/mach/map.h>
24#include <asm/mach/irq.h>
25
26#include <asm/hardware.h>
Ben Dooksc84cbb22006-09-14 13:29:15 +010027#include <asm/proc-fns.h>
Ben Dooks68d9ab32006-06-24 21:21:27 +010028#include <asm/io.h>
29#include <asm/irq.h>
30
Ben Dooksc84cbb22006-09-14 13:29:15 +010031#include <asm/arch/idle.h>
32
Ben Dooks68d9ab32006-06-24 21:21:27 +010033#include <asm/arch/regs-clock.h>
34#include <asm/arch/regs-serial.h>
Ben Dooksc84cbb22006-09-14 13:29:15 +010035#include <asm/arch/regs-power.h>
Ben Dooks68d9ab32006-06-24 21:21:27 +010036#include <asm/arch/regs-gpio.h>
37#include <asm/arch/regs-gpioj.h>
38#include <asm/arch/regs-dsc.h>
39
40#include "s3c2412.h"
41#include "cpu.h"
42#include "devs.h"
43#include "clock.h"
44#include "pm.h"
45
46#ifndef CONFIG_CPU_S3C2412_ONLY
47void __iomem *s3c24xx_va_gpio2 = S3C24XX_VA_GPIO;
Ben Dooks50dedf12006-09-18 10:19:06 +010048
49static inline void s3c2412_init_gpio2(void)
50{
51 s3c24xx_va_gpio2 = S3C24XX_VA_GPIO + 0x10;
52}
53#else
54#define s3c2412_init_gpio2() do { } while(0)
Ben Dooks68d9ab32006-06-24 21:21:27 +010055#endif
56
57/* Initial IO mappings */
58
59static struct map_desc s3c2412_iodesc[] __initdata = {
60 IODESC_ENT(CLKPWR),
61 IODESC_ENT(LCD),
62 IODESC_ENT(TIMER),
Ben Dooks68d9ab32006-06-24 21:21:27 +010063 IODESC_ENT(WATCHDOG),
64};
65
66/* uart registration process */
67
68void __init s3c2412_init_uarts(struct s3c2410_uartcfg *cfg, int no)
69{
70 s3c24xx_init_uartdevs("s3c2412-uart", s3c2410_uart_resources, cfg, no);
71
72 /* rename devices that are s3c2412/s3c2413 specific */
73 s3c_device_sdi.name = "s3c2412-sdi";
Ben Dooks72d70d02006-09-20 20:46:09 +010074 s3c_device_lcd.name = "s3c2412-lcd";
Ben Dooks68d9ab32006-06-24 21:21:27 +010075 s3c_device_nand.name = "s3c2412-nand";
76}
77
Ben Dooksc84cbb22006-09-14 13:29:15 +010078/* s3c2412_idle
79 *
80 * use the standard idle call by ensuring the idle mode
81 * in power config, then issuing the idle co-processor
82 * instruction
83*/
84
85static void s3c2412_idle(void)
86{
87 unsigned long tmp;
88
89 /* ensure our idle mode is to go to idle */
90
91 tmp = __raw_readl(S3C2412_PWRCFG);
92 tmp &= ~S3C2412_PWRCFG_STANDBYWFI_MASK;
93 tmp |= S3C2412_PWRCFG_STANDBYWFI_IDLE;
94 __raw_writel(tmp, S3C2412_PWRCFG);
95
96 cpu_do_idle();
97}
98
Ben Dooks68d9ab32006-06-24 21:21:27 +010099/* s3c2412_map_io
100 *
101 * register the standard cpu IO areas, and any passed in from the
102 * machine specific initialisation.
103*/
104
105void __init s3c2412_map_io(struct map_desc *mach_desc, int mach_size)
106{
107 /* move base of IO */
108
Ben Dooks50dedf12006-09-18 10:19:06 +0100109 s3c2412_init_gpio2();
Ben Dooks68d9ab32006-06-24 21:21:27 +0100110
Ben Dooksc84cbb22006-09-14 13:29:15 +0100111 /* set our idle function */
112
113 s3c24xx_idle = s3c2412_idle;
114
Ben Dooks68d9ab32006-06-24 21:21:27 +0100115 /* register our io-tables */
116
117 iotable_init(s3c2412_iodesc, ARRAY_SIZE(s3c2412_iodesc));
118 iotable_init(mach_desc, mach_size);
119}
120
121void __init s3c2412_init_clocks(int xtal)
122{
123 unsigned long tmp;
124 unsigned long fclk;
125 unsigned long hclk;
126 unsigned long pclk;
127
128 /* now we've got our machine bits initialised, work out what
129 * clocks we've got */
130
131 fclk = s3c2410_get_pll(__raw_readl(S3C2410_MPLLCON), xtal*2);
132
133 tmp = __raw_readl(S3C2410_CLKDIVN);
134
135 /* work out clock scalings */
136
137 hclk = fclk / ((tmp & S3C2412_CLKDIVN_HDIVN_MASK) + 1);
138 hclk /= ((tmp & S3C2421_CLKDIVN_ARMDIVN) ? 2 : 1);
139 pclk = hclk / ((tmp & S3C2412_CLKDIVN_PDIVN) ? 2 : 1);
140
141 /* print brieft summary of clocks, etc */
142
143 printk("S3C2412: core %ld.%03ld MHz, memory %ld.%03ld MHz, peripheral %ld.%03ld MHz\n",
144 print_mhz(fclk), print_mhz(hclk), print_mhz(pclk));
145
146 /* initialise the clocks here, to allow other things like the
147 * console to use them
148 */
149
150 s3c24xx_setup_clocks(xtal, fclk, hclk, pclk);
151 s3c2412_baseclk_add();
152}
153
154/* need to register class before we actually register the device, and
155 * we also need to ensure that it has been initialised before any of the
156 * drivers even try to use it (even if not on an s3c2412 based system)
157 * as a driver which may support both 2410 and 2440 may try and use it.
158*/
159
Ben Dooks68d9ab32006-06-24 21:21:27 +0100160struct sysdev_class s3c2412_sysclass = {
161 set_kset_name("s3c2412-core"),
Ben Dooks68d9ab32006-06-24 21:21:27 +0100162};
163
164static int __init s3c2412_core_init(void)
165{
166 return sysdev_class_register(&s3c2412_sysclass);
167}
168
169core_initcall(s3c2412_core_init);
170
171static struct sys_device s3c2412_sysdev = {
172 .cls = &s3c2412_sysclass,
173};
174
175int __init s3c2412_init(void)
176{
177 printk("S3C2412: Initialising architecture\n");
178
179 return sysdev_register(&s3c2412_sysdev);
180}