blob: 92b3ae2a67357f7714faa224a10f86a440bd4257 [file] [log] [blame]
Kevin Wellsc4a02082010-02-26 15:53:41 -08001/*
Roland Stiggeda03d742012-06-11 10:12:40 +02002 * GPIO driver for LPC32xx SoC
Kevin Wellsc4a02082010-02-26 15:53:41 -08003 *
4 * Author: Kevin Wells <kevin.wells@nxp.com>
5 *
6 * Copyright (C) 2010 NXP Semiconductors
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 */
18
19#include <linux/kernel.h>
20#include <linux/init.h>
21#include <linux/io.h>
22#include <linux/errno.h>
23#include <linux/gpio.h>
Sachin Kamat831cbd72013-10-16 15:35:01 +053024#include <linux/of.h>
Roland Stiggee92935e12012-05-18 10:19:52 +020025#include <linux/of_gpio.h>
26#include <linux/platform_device.h>
27#include <linux/module.h>
Kevin Wellsc4a02082010-02-26 15:53:41 -080028
29#include <mach/hardware.h>
30#include <mach/platform.h>
Kevin Wellsc4a02082010-02-26 15:53:41 -080031
32#define LPC32XX_GPIO_P3_INP_STATE _GPREG(0x000)
33#define LPC32XX_GPIO_P3_OUTP_SET _GPREG(0x004)
34#define LPC32XX_GPIO_P3_OUTP_CLR _GPREG(0x008)
35#define LPC32XX_GPIO_P3_OUTP_STATE _GPREG(0x00C)
36#define LPC32XX_GPIO_P2_DIR_SET _GPREG(0x010)
37#define LPC32XX_GPIO_P2_DIR_CLR _GPREG(0x014)
38#define LPC32XX_GPIO_P2_DIR_STATE _GPREG(0x018)
39#define LPC32XX_GPIO_P2_INP_STATE _GPREG(0x01C)
40#define LPC32XX_GPIO_P2_OUTP_SET _GPREG(0x020)
41#define LPC32XX_GPIO_P2_OUTP_CLR _GPREG(0x024)
42#define LPC32XX_GPIO_P2_MUX_SET _GPREG(0x028)
43#define LPC32XX_GPIO_P2_MUX_CLR _GPREG(0x02C)
44#define LPC32XX_GPIO_P2_MUX_STATE _GPREG(0x030)
45#define LPC32XX_GPIO_P0_INP_STATE _GPREG(0x040)
46#define LPC32XX_GPIO_P0_OUTP_SET _GPREG(0x044)
47#define LPC32XX_GPIO_P0_OUTP_CLR _GPREG(0x048)
48#define LPC32XX_GPIO_P0_OUTP_STATE _GPREG(0x04C)
49#define LPC32XX_GPIO_P0_DIR_SET _GPREG(0x050)
50#define LPC32XX_GPIO_P0_DIR_CLR _GPREG(0x054)
51#define LPC32XX_GPIO_P0_DIR_STATE _GPREG(0x058)
52#define LPC32XX_GPIO_P1_INP_STATE _GPREG(0x060)
53#define LPC32XX_GPIO_P1_OUTP_SET _GPREG(0x064)
54#define LPC32XX_GPIO_P1_OUTP_CLR _GPREG(0x068)
55#define LPC32XX_GPIO_P1_OUTP_STATE _GPREG(0x06C)
56#define LPC32XX_GPIO_P1_DIR_SET _GPREG(0x070)
57#define LPC32XX_GPIO_P1_DIR_CLR _GPREG(0x074)
58#define LPC32XX_GPIO_P1_DIR_STATE _GPREG(0x078)
59
60#define GPIO012_PIN_TO_BIT(x) (1 << (x))
61#define GPIO3_PIN_TO_BIT(x) (1 << ((x) + 25))
62#define GPO3_PIN_TO_BIT(x) (1 << (x))
63#define GPIO012_PIN_IN_SEL(x, y) (((x) >> (y)) & 1)
64#define GPIO3_PIN_IN_SHIFT(x) ((x) == 5 ? 24 : 10 + (x))
Roland Stigge8e5fb372012-03-05 23:01:10 +010065#define GPIO3_PIN_IN_SEL(x, y) (((x) >> GPIO3_PIN_IN_SHIFT(y)) & 1)
Kevin Wellsc4a02082010-02-26 15:53:41 -080066#define GPIO3_PIN5_IN_SEL(x) (((x) >> 24) & 1)
67#define GPI3_PIN_IN_SEL(x, y) (((x) >> (y)) & 1)
Roland Stigge46158aa2012-03-05 23:01:11 +010068#define GPO3_PIN_IN_SEL(x, y) (((x) >> (y)) & 1)
Kevin Wellsc4a02082010-02-26 15:53:41 -080069
Vladimir Zapolskiy14bf8732016-09-08 02:58:32 +030070#define LPC32XX_GPIO_P0_MAX 8
71#define LPC32XX_GPIO_P1_MAX 24
72#define LPC32XX_GPIO_P2_MAX 13
73#define LPC32XX_GPIO_P3_MAX 6
74#define LPC32XX_GPI_P3_MAX 29
75#define LPC32XX_GPO_P3_MAX 24
76
77#define LPC32XX_GPIO_P0_GRP 0
78#define LPC32XX_GPIO_P1_GRP (LPC32XX_GPIO_P0_GRP + LPC32XX_GPIO_P0_MAX)
79#define LPC32XX_GPIO_P2_GRP (LPC32XX_GPIO_P1_GRP + LPC32XX_GPIO_P1_MAX)
80#define LPC32XX_GPIO_P3_GRP (LPC32XX_GPIO_P2_GRP + LPC32XX_GPIO_P2_MAX)
81#define LPC32XX_GPI_P3_GRP (LPC32XX_GPIO_P3_GRP + LPC32XX_GPIO_P3_MAX)
82#define LPC32XX_GPO_P3_GRP (LPC32XX_GPI_P3_GRP + LPC32XX_GPI_P3_MAX)
83
Kevin Wellsc4a02082010-02-26 15:53:41 -080084struct gpio_regs {
85 void __iomem *inp_state;
Roland Stigge46158aa2012-03-05 23:01:11 +010086 void __iomem *outp_state;
Kevin Wellsc4a02082010-02-26 15:53:41 -080087 void __iomem *outp_set;
88 void __iomem *outp_clr;
89 void __iomem *dir_set;
90 void __iomem *dir_clr;
91};
92
93/*
94 * GPIO names
95 */
96static const char *gpio_p0_names[LPC32XX_GPIO_P0_MAX] = {
97 "p0.0", "p0.1", "p0.2", "p0.3",
98 "p0.4", "p0.5", "p0.6", "p0.7"
99};
100
101static const char *gpio_p1_names[LPC32XX_GPIO_P1_MAX] = {
102 "p1.0", "p1.1", "p1.2", "p1.3",
103 "p1.4", "p1.5", "p1.6", "p1.7",
104 "p1.8", "p1.9", "p1.10", "p1.11",
105 "p1.12", "p1.13", "p1.14", "p1.15",
106 "p1.16", "p1.17", "p1.18", "p1.19",
107 "p1.20", "p1.21", "p1.22", "p1.23",
108};
109
110static const char *gpio_p2_names[LPC32XX_GPIO_P2_MAX] = {
111 "p2.0", "p2.1", "p2.2", "p2.3",
112 "p2.4", "p2.5", "p2.6", "p2.7",
113 "p2.8", "p2.9", "p2.10", "p2.11",
114 "p2.12"
115};
116
117static const char *gpio_p3_names[LPC32XX_GPIO_P3_MAX] = {
Roland Stigge95120d52012-01-22 18:57:57 +0100118 "gpio00", "gpio01", "gpio02", "gpio03",
Kevin Wellsc4a02082010-02-26 15:53:41 -0800119 "gpio04", "gpio05"
120};
121
122static const char *gpi_p3_names[LPC32XX_GPI_P3_MAX] = {
123 "gpi00", "gpi01", "gpi02", "gpi03",
124 "gpi04", "gpi05", "gpi06", "gpi07",
125 "gpi08", "gpi09", NULL, NULL,
126 NULL, NULL, NULL, "gpi15",
127 "gpi16", "gpi17", "gpi18", "gpi19",
128 "gpi20", "gpi21", "gpi22", "gpi23",
Roland Stigge71fde002012-09-25 09:56:13 +0200129 "gpi24", "gpi25", "gpi26", "gpi27",
130 "gpi28"
Kevin Wellsc4a02082010-02-26 15:53:41 -0800131};
132
133static const char *gpo_p3_names[LPC32XX_GPO_P3_MAX] = {
134 "gpo00", "gpo01", "gpo02", "gpo03",
135 "gpo04", "gpo05", "gpo06", "gpo07",
136 "gpo08", "gpo09", "gpo10", "gpo11",
137 "gpo12", "gpo13", "gpo14", "gpo15",
138 "gpo16", "gpo17", "gpo18", "gpo19",
139 "gpo20", "gpo21", "gpo22", "gpo23"
140};
141
142static struct gpio_regs gpio_grp_regs_p0 = {
143 .inp_state = LPC32XX_GPIO_P0_INP_STATE,
144 .outp_set = LPC32XX_GPIO_P0_OUTP_SET,
145 .outp_clr = LPC32XX_GPIO_P0_OUTP_CLR,
146 .dir_set = LPC32XX_GPIO_P0_DIR_SET,
147 .dir_clr = LPC32XX_GPIO_P0_DIR_CLR,
148};
149
150static struct gpio_regs gpio_grp_regs_p1 = {
151 .inp_state = LPC32XX_GPIO_P1_INP_STATE,
152 .outp_set = LPC32XX_GPIO_P1_OUTP_SET,
153 .outp_clr = LPC32XX_GPIO_P1_OUTP_CLR,
154 .dir_set = LPC32XX_GPIO_P1_DIR_SET,
155 .dir_clr = LPC32XX_GPIO_P1_DIR_CLR,
156};
157
158static struct gpio_regs gpio_grp_regs_p2 = {
159 .inp_state = LPC32XX_GPIO_P2_INP_STATE,
160 .outp_set = LPC32XX_GPIO_P2_OUTP_SET,
161 .outp_clr = LPC32XX_GPIO_P2_OUTP_CLR,
162 .dir_set = LPC32XX_GPIO_P2_DIR_SET,
163 .dir_clr = LPC32XX_GPIO_P2_DIR_CLR,
164};
165
166static struct gpio_regs gpio_grp_regs_p3 = {
167 .inp_state = LPC32XX_GPIO_P3_INP_STATE,
Roland Stigge46158aa2012-03-05 23:01:11 +0100168 .outp_state = LPC32XX_GPIO_P3_OUTP_STATE,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800169 .outp_set = LPC32XX_GPIO_P3_OUTP_SET,
170 .outp_clr = LPC32XX_GPIO_P3_OUTP_CLR,
171 .dir_set = LPC32XX_GPIO_P2_DIR_SET,
172 .dir_clr = LPC32XX_GPIO_P2_DIR_CLR,
173};
174
175struct lpc32xx_gpio_chip {
176 struct gpio_chip chip;
177 struct gpio_regs *gpio_grp;
178};
179
Kevin Wellsc4a02082010-02-26 15:53:41 -0800180static void __set_gpio_dir_p012(struct lpc32xx_gpio_chip *group,
181 unsigned pin, int input)
182{
183 if (input)
184 __raw_writel(GPIO012_PIN_TO_BIT(pin),
185 group->gpio_grp->dir_clr);
186 else
187 __raw_writel(GPIO012_PIN_TO_BIT(pin),
188 group->gpio_grp->dir_set);
189}
190
191static void __set_gpio_dir_p3(struct lpc32xx_gpio_chip *group,
192 unsigned pin, int input)
193{
194 u32 u = GPIO3_PIN_TO_BIT(pin);
195
196 if (input)
197 __raw_writel(u, group->gpio_grp->dir_clr);
198 else
199 __raw_writel(u, group->gpio_grp->dir_set);
200}
201
202static void __set_gpio_level_p012(struct lpc32xx_gpio_chip *group,
203 unsigned pin, int high)
204{
205 if (high)
206 __raw_writel(GPIO012_PIN_TO_BIT(pin),
207 group->gpio_grp->outp_set);
208 else
209 __raw_writel(GPIO012_PIN_TO_BIT(pin),
210 group->gpio_grp->outp_clr);
211}
212
213static void __set_gpio_level_p3(struct lpc32xx_gpio_chip *group,
214 unsigned pin, int high)
215{
216 u32 u = GPIO3_PIN_TO_BIT(pin);
217
218 if (high)
219 __raw_writel(u, group->gpio_grp->outp_set);
220 else
221 __raw_writel(u, group->gpio_grp->outp_clr);
222}
223
224static void __set_gpo_level_p3(struct lpc32xx_gpio_chip *group,
225 unsigned pin, int high)
226{
227 if (high)
228 __raw_writel(GPO3_PIN_TO_BIT(pin), group->gpio_grp->outp_set);
229 else
230 __raw_writel(GPO3_PIN_TO_BIT(pin), group->gpio_grp->outp_clr);
231}
232
233static int __get_gpio_state_p012(struct lpc32xx_gpio_chip *group,
234 unsigned pin)
235{
236 return GPIO012_PIN_IN_SEL(__raw_readl(group->gpio_grp->inp_state),
237 pin);
238}
239
240static int __get_gpio_state_p3(struct lpc32xx_gpio_chip *group,
241 unsigned pin)
242{
243 int state = __raw_readl(group->gpio_grp->inp_state);
244
245 /*
246 * P3 GPIO pin input mapping is not contiguous, GPIOP3-0..4 is mapped
247 * to bits 10..14, while GPIOP3-5 is mapped to bit 24.
248 */
249 return GPIO3_PIN_IN_SEL(state, pin);
250}
251
252static int __get_gpi_state_p3(struct lpc32xx_gpio_chip *group,
253 unsigned pin)
254{
255 return GPI3_PIN_IN_SEL(__raw_readl(group->gpio_grp->inp_state), pin);
256}
257
Roland Stigge46158aa2012-03-05 23:01:11 +0100258static int __get_gpo_state_p3(struct lpc32xx_gpio_chip *group,
259 unsigned pin)
260{
261 return GPO3_PIN_IN_SEL(__raw_readl(group->gpio_grp->outp_state), pin);
262}
263
Kevin Wellsc4a02082010-02-26 15:53:41 -0800264/*
Alexandre Courbot7fd2bf32013-03-28 05:07:46 -0700265 * GPIO primitives.
Kevin Wellsc4a02082010-02-26 15:53:41 -0800266 */
267static int lpc32xx_gpio_dir_input_p012(struct gpio_chip *chip,
268 unsigned pin)
269{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100270 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800271
272 __set_gpio_dir_p012(group, pin, 1);
273
274 return 0;
275}
276
277static int lpc32xx_gpio_dir_input_p3(struct gpio_chip *chip,
278 unsigned pin)
279{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100280 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800281
282 __set_gpio_dir_p3(group, pin, 1);
283
284 return 0;
285}
286
287static int lpc32xx_gpio_dir_in_always(struct gpio_chip *chip,
288 unsigned pin)
289{
290 return 0;
291}
292
293static int lpc32xx_gpio_get_value_p012(struct gpio_chip *chip, unsigned pin)
294{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100295 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800296
Linus Walleij2e6d8452015-12-21 11:10:06 +0100297 return !!__get_gpio_state_p012(group, pin);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800298}
299
300static int lpc32xx_gpio_get_value_p3(struct gpio_chip *chip, unsigned pin)
301{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100302 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800303
Linus Walleij2e6d8452015-12-21 11:10:06 +0100304 return !!__get_gpio_state_p3(group, pin);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800305}
306
307static int lpc32xx_gpi_get_value(struct gpio_chip *chip, unsigned pin)
308{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100309 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800310
Linus Walleij2e6d8452015-12-21 11:10:06 +0100311 return !!__get_gpi_state_p3(group, pin);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800312}
313
314static int lpc32xx_gpio_dir_output_p012(struct gpio_chip *chip, unsigned pin,
315 int value)
316{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100317 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800318
Roland Stiggeb1268d32012-09-20 10:48:03 +0200319 __set_gpio_level_p012(group, pin, value);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800320 __set_gpio_dir_p012(group, pin, 0);
321
322 return 0;
323}
324
325static int lpc32xx_gpio_dir_output_p3(struct gpio_chip *chip, unsigned pin,
326 int value)
327{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100328 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800329
Roland Stiggeb1268d32012-09-20 10:48:03 +0200330 __set_gpio_level_p3(group, pin, value);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800331 __set_gpio_dir_p3(group, pin, 0);
332
333 return 0;
334}
335
336static int lpc32xx_gpio_dir_out_always(struct gpio_chip *chip, unsigned pin,
337 int value)
338{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100339 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Roland Stiggeb1268d32012-09-20 10:48:03 +0200340
341 __set_gpo_level_p3(group, pin, value);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800342 return 0;
343}
344
345static void lpc32xx_gpio_set_value_p012(struct gpio_chip *chip, unsigned pin,
346 int value)
347{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100348 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800349
350 __set_gpio_level_p012(group, pin, value);
351}
352
353static void lpc32xx_gpio_set_value_p3(struct gpio_chip *chip, unsigned pin,
354 int value)
355{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100356 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800357
358 __set_gpio_level_p3(group, pin, value);
359}
360
361static void lpc32xx_gpo_set_value(struct gpio_chip *chip, unsigned pin,
362 int value)
363{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100364 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Kevin Wellsc4a02082010-02-26 15:53:41 -0800365
366 __set_gpo_level_p3(group, pin, value);
367}
368
Roland Stigge46158aa2012-03-05 23:01:11 +0100369static int lpc32xx_gpo_get_value(struct gpio_chip *chip, unsigned pin)
370{
Linus Walleija9bc97e2015-12-07 09:18:23 +0100371 struct lpc32xx_gpio_chip *group = gpiochip_get_data(chip);
Roland Stigge46158aa2012-03-05 23:01:11 +0100372
Linus Walleij2e6d8452015-12-21 11:10:06 +0100373 return !!__get_gpo_state_p3(group, pin);
Roland Stigge46158aa2012-03-05 23:01:11 +0100374}
375
Kevin Wellsc4a02082010-02-26 15:53:41 -0800376static int lpc32xx_gpio_request(struct gpio_chip *chip, unsigned pin)
377{
378 if (pin < chip->ngpio)
379 return 0;
380
381 return -EINVAL;
382}
383
Roland Stigge0bdfedd2012-06-20 16:33:52 +0200384static int lpc32xx_gpio_to_irq_p01(struct gpio_chip *chip, unsigned offset)
385{
Roland Stigge0bdfedd2012-06-20 16:33:52 +0200386 return -ENXIO;
387}
388
Sylvain Lemieux320a6482016-05-11 13:40:00 -0400389static int lpc32xx_gpio_to_irq_gpio_p3(struct gpio_chip *chip, unsigned offset)
390{
391 return -ENXIO;
392}
Roland Stigge0bdfedd2012-06-20 16:33:52 +0200393
394static int lpc32xx_gpio_to_irq_gpi_p3(struct gpio_chip *chip, unsigned offset)
395{
Roland Stigge0bdfedd2012-06-20 16:33:52 +0200396 return -ENXIO;
397}
398
Kevin Wellsc4a02082010-02-26 15:53:41 -0800399static struct lpc32xx_gpio_chip lpc32xx_gpiochip[] = {
400 {
401 .chip = {
402 .label = "gpio_p0",
403 .direction_input = lpc32xx_gpio_dir_input_p012,
404 .get = lpc32xx_gpio_get_value_p012,
405 .direction_output = lpc32xx_gpio_dir_output_p012,
406 .set = lpc32xx_gpio_set_value_p012,
407 .request = lpc32xx_gpio_request,
Roland Stigge0bdfedd2012-06-20 16:33:52 +0200408 .to_irq = lpc32xx_gpio_to_irq_p01,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800409 .base = LPC32XX_GPIO_P0_GRP,
410 .ngpio = LPC32XX_GPIO_P0_MAX,
411 .names = gpio_p0_names,
Linus Walleij9fb1f392013-12-04 14:42:46 +0100412 .can_sleep = false,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800413 },
414 .gpio_grp = &gpio_grp_regs_p0,
415 },
416 {
417 .chip = {
418 .label = "gpio_p1",
419 .direction_input = lpc32xx_gpio_dir_input_p012,
420 .get = lpc32xx_gpio_get_value_p012,
421 .direction_output = lpc32xx_gpio_dir_output_p012,
422 .set = lpc32xx_gpio_set_value_p012,
423 .request = lpc32xx_gpio_request,
Roland Stigge0bdfedd2012-06-20 16:33:52 +0200424 .to_irq = lpc32xx_gpio_to_irq_p01,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800425 .base = LPC32XX_GPIO_P1_GRP,
426 .ngpio = LPC32XX_GPIO_P1_MAX,
427 .names = gpio_p1_names,
Linus Walleij9fb1f392013-12-04 14:42:46 +0100428 .can_sleep = false,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800429 },
430 .gpio_grp = &gpio_grp_regs_p1,
431 },
432 {
433 .chip = {
434 .label = "gpio_p2",
435 .direction_input = lpc32xx_gpio_dir_input_p012,
436 .get = lpc32xx_gpio_get_value_p012,
437 .direction_output = lpc32xx_gpio_dir_output_p012,
438 .set = lpc32xx_gpio_set_value_p012,
439 .request = lpc32xx_gpio_request,
440 .base = LPC32XX_GPIO_P2_GRP,
441 .ngpio = LPC32XX_GPIO_P2_MAX,
442 .names = gpio_p2_names,
Linus Walleij9fb1f392013-12-04 14:42:46 +0100443 .can_sleep = false,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800444 },
445 .gpio_grp = &gpio_grp_regs_p2,
446 },
447 {
448 .chip = {
449 .label = "gpio_p3",
450 .direction_input = lpc32xx_gpio_dir_input_p3,
451 .get = lpc32xx_gpio_get_value_p3,
452 .direction_output = lpc32xx_gpio_dir_output_p3,
453 .set = lpc32xx_gpio_set_value_p3,
454 .request = lpc32xx_gpio_request,
Roland Stigge0bdfedd2012-06-20 16:33:52 +0200455 .to_irq = lpc32xx_gpio_to_irq_gpio_p3,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800456 .base = LPC32XX_GPIO_P3_GRP,
457 .ngpio = LPC32XX_GPIO_P3_MAX,
458 .names = gpio_p3_names,
Linus Walleij9fb1f392013-12-04 14:42:46 +0100459 .can_sleep = false,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800460 },
461 .gpio_grp = &gpio_grp_regs_p3,
462 },
463 {
464 .chip = {
465 .label = "gpi_p3",
466 .direction_input = lpc32xx_gpio_dir_in_always,
467 .get = lpc32xx_gpi_get_value,
468 .request = lpc32xx_gpio_request,
Roland Stigge0bdfedd2012-06-20 16:33:52 +0200469 .to_irq = lpc32xx_gpio_to_irq_gpi_p3,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800470 .base = LPC32XX_GPI_P3_GRP,
471 .ngpio = LPC32XX_GPI_P3_MAX,
472 .names = gpi_p3_names,
Linus Walleij9fb1f392013-12-04 14:42:46 +0100473 .can_sleep = false,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800474 },
475 .gpio_grp = &gpio_grp_regs_p3,
476 },
477 {
478 .chip = {
479 .label = "gpo_p3",
480 .direction_output = lpc32xx_gpio_dir_out_always,
481 .set = lpc32xx_gpo_set_value,
Roland Stigge46158aa2012-03-05 23:01:11 +0100482 .get = lpc32xx_gpo_get_value,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800483 .request = lpc32xx_gpio_request,
484 .base = LPC32XX_GPO_P3_GRP,
485 .ngpio = LPC32XX_GPO_P3_MAX,
486 .names = gpo_p3_names,
Linus Walleij9fb1f392013-12-04 14:42:46 +0100487 .can_sleep = false,
Kevin Wellsc4a02082010-02-26 15:53:41 -0800488 },
489 .gpio_grp = &gpio_grp_regs_p3,
490 },
491};
492
Roland Stiggee92935e12012-05-18 10:19:52 +0200493static int lpc32xx_of_xlate(struct gpio_chip *gc,
494 const struct of_phandle_args *gpiospec, u32 *flags)
495{
496 /* Is this the correct bank? */
497 u32 bank = gpiospec->args[0];
Axel Linfdc7a9f2013-04-07 20:28:20 +0800498 if ((bank >= ARRAY_SIZE(lpc32xx_gpiochip) ||
Roland Stiggee92935e12012-05-18 10:19:52 +0200499 (gc != &lpc32xx_gpiochip[bank].chip)))
500 return -EINVAL;
501
502 if (flags)
503 *flags = gpiospec->args[2];
504 return gpiospec->args[1];
505}
506
Bill Pemberton38363092012-11-19 13:22:34 -0500507static int lpc32xx_gpio_probe(struct platform_device *pdev)
Roland Stiggee92935e12012-05-18 10:19:52 +0200508{
Kevin Wellsc4a02082010-02-26 15:53:41 -0800509 int i;
510
Roland Stiggee92935e12012-05-18 10:19:52 +0200511 for (i = 0; i < ARRAY_SIZE(lpc32xx_gpiochip); i++) {
512 if (pdev->dev.of_node) {
513 lpc32xx_gpiochip[i].chip.of_xlate = lpc32xx_of_xlate;
514 lpc32xx_gpiochip[i].chip.of_gpio_n_cells = 3;
515 lpc32xx_gpiochip[i].chip.of_node = pdev->dev.of_node;
516 }
Laxman Dewangan69c0a0a2016-02-22 17:43:28 +0530517 devm_gpiochip_add_data(&pdev->dev, &lpc32xx_gpiochip[i].chip,
Linus Walleija9bc97e2015-12-07 09:18:23 +0100518 &lpc32xx_gpiochip[i]);
Roland Stiggee92935e12012-05-18 10:19:52 +0200519 }
520
521 return 0;
Kevin Wellsc4a02082010-02-26 15:53:41 -0800522}
Roland Stiggee92935e12012-05-18 10:19:52 +0200523
524#ifdef CONFIG_OF
Jingoo Hane95c7c42014-06-03 21:09:02 +0900525static const struct of_device_id lpc32xx_gpio_of_match[] = {
Roland Stiggee92935e12012-05-18 10:19:52 +0200526 { .compatible = "nxp,lpc3220-gpio", },
527 { },
528};
529#endif
530
531static struct platform_driver lpc32xx_gpio_driver = {
532 .driver = {
533 .name = "lpc32xx-gpio",
Roland Stiggee92935e12012-05-18 10:19:52 +0200534 .of_match_table = of_match_ptr(lpc32xx_gpio_of_match),
535 },
536 .probe = lpc32xx_gpio_probe,
537};
538
539module_platform_driver(lpc32xx_gpio_driver);