blob: 7b986f9f213fe2efead3ea2e4a0fdec900c2e9f3 [file] [log] [blame]
Michael Buesch61e115a2007-09-18 15:12:50 -04001/*
2 * Sonics Silicon Backplane
3 * Broadcom MIPS core driver
4 *
5 * Copyright 2005, Broadcom Corporation
Michael Büscheb032b92011-07-04 20:50:05 +02006 * Copyright 2006, 2007, Michael Buesch <m@bues.ch>
Michael Buesch61e115a2007-09-18 15:12:50 -04007 *
8 * Licensed under the GNU/GPL. See COPYING for details.
9 */
10
11#include <linux/ssb/ssb.h>
12
Rafał Miłeckic7a4a9e2013-01-25 11:36:26 +010013#include <linux/mtd/physmap.h>
Michael Buesch61e115a2007-09-18 15:12:50 -040014#include <linux/serial.h>
15#include <linux/serial_core.h>
16#include <linux/serial_reg.h>
17#include <linux/time.h>
Rafał Miłecki21400f22014-09-03 22:59:45 +020018#ifdef CONFIG_BCM47XX
19#include <bcm47xx_nvram.h>
20#endif
Michael Buesch61e115a2007-09-18 15:12:50 -040021
22#include "ssb_private.h"
23
Artem Bityutskiy255e9fd2013-03-12 10:37:29 +020024static const char * const part_probes[] = { "bcm47xxpart", NULL };
Rafał Miłeckic7a4a9e2013-01-25 11:36:26 +010025
26static struct physmap_flash_data ssb_pflash_data = {
27 .part_probe_types = part_probes,
28};
29
30static struct resource ssb_pflash_resource = {
31 .name = "ssb_pflash",
32 .flags = IORESOURCE_MEM,
33};
34
35struct platform_device ssb_pflash_dev = {
36 .name = "physmap-flash",
37 .dev = {
38 .platform_data = &ssb_pflash_data,
39 },
40 .resource = &ssb_pflash_resource,
41 .num_resources = 1,
42};
Michael Buesch61e115a2007-09-18 15:12:50 -040043
44static inline u32 mips_read32(struct ssb_mipscore *mcore,
45 u16 offset)
46{
47 return ssb_read32(mcore->dev, offset);
48}
49
50static inline void mips_write32(struct ssb_mipscore *mcore,
51 u16 offset,
52 u32 value)
53{
54 ssb_write32(mcore->dev, offset, value);
55}
56
57static const u32 ipsflag_irq_mask[] = {
58 0,
59 SSB_IPSFLAG_IRQ1,
60 SSB_IPSFLAG_IRQ2,
61 SSB_IPSFLAG_IRQ3,
62 SSB_IPSFLAG_IRQ4,
63};
64
65static const u32 ipsflag_irq_shift[] = {
66 0,
67 SSB_IPSFLAG_IRQ1_SHIFT,
68 SSB_IPSFLAG_IRQ2_SHIFT,
69 SSB_IPSFLAG_IRQ3_SHIFT,
70 SSB_IPSFLAG_IRQ4_SHIFT,
71};
72
73static inline u32 ssb_irqflag(struct ssb_device *dev)
74{
matthieu castetea4bbfd2009-06-30 23:04:55 +020075 u32 tpsflag = ssb_read32(dev, SSB_TPSFLAG);
76 if (tpsflag)
77 return ssb_read32(dev, SSB_TPSFLAG) & SSB_TPSFLAG_BPFLAG;
78 else
79 /* not irq supported */
80 return 0x3f;
81}
82
83static struct ssb_device *find_device(struct ssb_device *rdev, int irqflag)
84{
85 struct ssb_bus *bus = rdev->bus;
86 int i;
87 for (i = 0; i < bus->nr_devices; i++) {
88 struct ssb_device *dev;
89 dev = &(bus->devices[i]);
90 if (ssb_irqflag(dev) == irqflag)
91 return dev;
92 }
93 return NULL;
Michael Buesch61e115a2007-09-18 15:12:50 -040094}
95
96/* Get the MIPS IRQ assignment for a specified device.
97 * If unassigned, 0 is returned.
matthieu castetea4bbfd2009-06-30 23:04:55 +020098 * If disabled, 5 is returned.
99 * If not supported, 6 is returned.
Michael Buesch61e115a2007-09-18 15:12:50 -0400100 */
101unsigned int ssb_mips_irq(struct ssb_device *dev)
102{
103 struct ssb_bus *bus = dev->bus;
matthieu castetea4bbfd2009-06-30 23:04:55 +0200104 struct ssb_device *mdev = bus->mipscore.dev;
Michael Buesch61e115a2007-09-18 15:12:50 -0400105 u32 irqflag;
106 u32 ipsflag;
107 u32 tmp;
108 unsigned int irq;
109
110 irqflag = ssb_irqflag(dev);
matthieu castetea4bbfd2009-06-30 23:04:55 +0200111 if (irqflag == 0x3f)
112 return 6;
Michael Buesch61e115a2007-09-18 15:12:50 -0400113 ipsflag = ssb_read32(bus->mipscore.dev, SSB_IPSFLAG);
114 for (irq = 1; irq <= 4; irq++) {
115 tmp = ((ipsflag & ipsflag_irq_mask[irq]) >> ipsflag_irq_shift[irq]);
116 if (tmp == irqflag)
117 break;
118 }
matthieu castetea4bbfd2009-06-30 23:04:55 +0200119 if (irq == 5) {
120 if ((1 << irqflag) & ssb_read32(mdev, SSB_INTVEC))
121 irq = 0;
122 }
Michael Buesch61e115a2007-09-18 15:12:50 -0400123
124 return irq;
125}
126
127static void clear_irq(struct ssb_bus *bus, unsigned int irq)
128{
129 struct ssb_device *dev = bus->mipscore.dev;
130
131 /* Clear the IRQ in the MIPScore backplane registers */
132 if (irq == 0) {
133 ssb_write32(dev, SSB_INTVEC, 0);
134 } else {
135 ssb_write32(dev, SSB_IPSFLAG,
136 ssb_read32(dev, SSB_IPSFLAG) |
137 ipsflag_irq_mask[irq]);
138 }
139}
140
141static void set_irq(struct ssb_device *dev, unsigned int irq)
142{
143 unsigned int oldirq = ssb_mips_irq(dev);
144 struct ssb_bus *bus = dev->bus;
145 struct ssb_device *mdev = bus->mipscore.dev;
146 u32 irqflag = ssb_irqflag(dev);
147
matthieu castetea4bbfd2009-06-30 23:04:55 +0200148 BUG_ON(oldirq == 6);
149
Michael Buesch61e115a2007-09-18 15:12:50 -0400150 dev->irq = irq + 2;
151
Michael Buesch61e115a2007-09-18 15:12:50 -0400152 /* clear the old irq */
153 if (oldirq == 0)
154 ssb_write32(mdev, SSB_INTVEC, (~(1 << irqflag) & ssb_read32(mdev, SSB_INTVEC)));
matthieu castetea4bbfd2009-06-30 23:04:55 +0200155 else if (oldirq != 5)
Michael Buesch61e115a2007-09-18 15:12:50 -0400156 clear_irq(bus, oldirq);
157
158 /* assign the new one */
Michael Buesch2633da22008-04-08 11:17:29 +0200159 if (irq == 0) {
160 ssb_write32(mdev, SSB_INTVEC, ((1 << irqflag) | ssb_read32(mdev, SSB_INTVEC)));
161 } else {
matthieu castetea4bbfd2009-06-30 23:04:55 +0200162 u32 ipsflag = ssb_read32(mdev, SSB_IPSFLAG);
163 if ((ipsflag & ipsflag_irq_mask[irq]) != ipsflag_irq_mask[irq]) {
164 u32 oldipsflag = (ipsflag & ipsflag_irq_mask[irq]) >> ipsflag_irq_shift[irq];
165 struct ssb_device *olddev = find_device(dev, oldipsflag);
166 if (olddev)
167 set_irq(olddev, 0);
168 }
Michael Buesch2633da22008-04-08 11:17:29 +0200169 irqflag <<= ipsflag_irq_shift[irq];
matthieu castetea4bbfd2009-06-30 23:04:55 +0200170 irqflag |= (ipsflag & ~ipsflag_irq_mask[irq]);
Michael Buesch2633da22008-04-08 11:17:29 +0200171 ssb_write32(mdev, SSB_IPSFLAG, irqflag);
172 }
Joe Perches33a606a2013-02-20 12:16:13 -0800173 ssb_dbg("set_irq: core 0x%04x, irq %d => %d\n",
174 dev->id.coreid, oldirq+2, irq+2);
matthieu castetea4bbfd2009-06-30 23:04:55 +0200175}
176
177static void print_irq(struct ssb_device *dev, unsigned int irq)
178{
matthieu castetea4bbfd2009-06-30 23:04:55 +0200179 static const char *irq_name[] = {"2(S)", "3", "4", "5", "6", "D", "I"};
Joe Perches33a606a2013-02-20 12:16:13 -0800180 ssb_dbg("core 0x%04x, irq : %s%s %s%s %s%s %s%s %s%s %s%s %s%s\n",
181 dev->id.coreid,
182 irq_name[0], irq == 0 ? "*" : " ",
183 irq_name[1], irq == 1 ? "*" : " ",
184 irq_name[2], irq == 2 ? "*" : " ",
185 irq_name[3], irq == 3 ? "*" : " ",
186 irq_name[4], irq == 4 ? "*" : " ",
187 irq_name[5], irq == 5 ? "*" : " ",
188 irq_name[6], irq == 6 ? "*" : " ");
matthieu castetea4bbfd2009-06-30 23:04:55 +0200189}
190
191static void dump_irq(struct ssb_bus *bus)
192{
193 int i;
194 for (i = 0; i < bus->nr_devices; i++) {
195 struct ssb_device *dev;
196 dev = &(bus->devices[i]);
197 print_irq(dev, ssb_mips_irq(dev));
198 }
Michael Buesch61e115a2007-09-18 15:12:50 -0400199}
200
201static void ssb_mips_serial_init(struct ssb_mipscore *mcore)
202{
203 struct ssb_bus *bus = mcore->dev->bus;
204
Hauke Mehrtens03620632012-11-27 00:31:55 +0100205 if (ssb_extif_available(&bus->extif))
Michael Buesch61e115a2007-09-18 15:12:50 -0400206 mcore->nr_serial_ports = ssb_extif_serial_init(&bus->extif, mcore->serial_ports);
Hauke Mehrtens03620632012-11-27 00:31:55 +0100207 else if (ssb_chipco_available(&bus->chipco))
Michael Buesch61e115a2007-09-18 15:12:50 -0400208 mcore->nr_serial_ports = ssb_chipco_serial_init(&bus->chipco, mcore->serial_ports);
209 else
210 mcore->nr_serial_ports = 0;
211}
212
213static void ssb_mips_flash_detect(struct ssb_mipscore *mcore)
214{
215 struct ssb_bus *bus = mcore->dev->bus;
Rafał Miłecki21400f22014-09-03 22:59:45 +0200216 struct ssb_sflash *sflash = &mcore->sflash;
Rafał Miłeckif1ab57e2013-01-25 11:36:25 +0100217 struct ssb_pflash *pflash = &mcore->pflash;
Michael Buesch61e115a2007-09-18 15:12:50 -0400218
Rafał Miłecki902d9e02012-08-08 19:37:04 +0200219 /* When there is no chipcommon on the bus there is 4MB flash */
Hauke Mehrtens03620632012-11-27 00:31:55 +0100220 if (!ssb_chipco_available(&bus->chipco)) {
Rafał Miłeckif1ab57e2013-01-25 11:36:25 +0100221 pflash->present = true;
222 pflash->buswidth = 2;
223 pflash->window = SSB_FLASH1;
224 pflash->window_size = SSB_FLASH1_SZ;
Rafał Miłeckic7a4a9e2013-01-25 11:36:26 +0100225 goto ssb_pflash;
Rafał Miłecki902d9e02012-08-08 19:37:04 +0200226 }
227
228 /* There is ChipCommon, so use it to read info about flash */
229 switch (bus->chipco.capabilities & SSB_CHIPCO_CAP_FLASHT) {
230 case SSB_CHIPCO_FLASHT_STSER:
231 case SSB_CHIPCO_FLASHT_ATSER:
Rafał Miłecki72a525c2013-01-06 21:48:50 +0100232 pr_debug("Found serial flash\n");
233 ssb_sflash_init(&bus->chipco);
Rafał Miłecki902d9e02012-08-08 19:37:04 +0200234 break;
235 case SSB_CHIPCO_FLASHT_PARA:
236 pr_debug("Found parallel flash\n");
Rafał Miłeckif1ab57e2013-01-25 11:36:25 +0100237 pflash->present = true;
238 pflash->window = SSB_FLASH2;
239 pflash->window_size = SSB_FLASH2_SZ;
Michael Buesch61e115a2007-09-18 15:12:50 -0400240 if ((ssb_read32(bus->chipco.dev, SSB_CHIPCO_FLASH_CFG)
241 & SSB_CHIPCO_CFG_DS16) == 0)
Rafał Miłeckif1ab57e2013-01-25 11:36:25 +0100242 pflash->buswidth = 1;
Rafał Miłecki902d9e02012-08-08 19:37:04 +0200243 else
Rafał Miłeckif1ab57e2013-01-25 11:36:25 +0100244 pflash->buswidth = 2;
Rafał Miłecki902d9e02012-08-08 19:37:04 +0200245 break;
Michael Buesch61e115a2007-09-18 15:12:50 -0400246 }
Rafał Miłeckic7a4a9e2013-01-25 11:36:26 +0100247
248ssb_pflash:
Rafał Miłecki21400f22014-09-03 22:59:45 +0200249 if (sflash->present) {
250#ifdef CONFIG_BCM47XX
251 bcm47xx_nvram_init_from_mem(sflash->window, sflash->size);
252#endif
253 } else if (pflash->present) {
254#ifdef CONFIG_BCM47XX
255 bcm47xx_nvram_init_from_mem(pflash->window, pflash->window_size);
256#endif
257
Rafał Miłeckic7a4a9e2013-01-25 11:36:26 +0100258 ssb_pflash_data.width = pflash->buswidth;
259 ssb_pflash_resource.start = pflash->window;
260 ssb_pflash_resource.end = pflash->window + pflash->window_size;
261 }
Michael Buesch61e115a2007-09-18 15:12:50 -0400262}
263
264u32 ssb_cpu_clock(struct ssb_mipscore *mcore)
265{
266 struct ssb_bus *bus = mcore->dev->bus;
267 u32 pll_type, n, m, rate = 0;
268
Hauke Mehrtensd486a5b2012-02-01 00:13:56 +0100269 if (bus->chipco.capabilities & SSB_CHIPCO_CAP_PMU)
270 return ssb_pmu_get_cpu_clock(&bus->chipco);
271
Hauke Mehrtens03620632012-11-27 00:31:55 +0100272 if (ssb_extif_available(&bus->extif)) {
Michael Buesch61e115a2007-09-18 15:12:50 -0400273 ssb_extif_get_clockcontrol(&bus->extif, &pll_type, &n, &m);
Hauke Mehrtens03620632012-11-27 00:31:55 +0100274 } else if (ssb_chipco_available(&bus->chipco)) {
Michael Buesch61e115a2007-09-18 15:12:50 -0400275 ssb_chipco_get_clockcpu(&bus->chipco, &pll_type, &n, &m);
276 } else
277 return 0;
278
279 if ((pll_type == SSB_PLLTYPE_5) || (bus->chip_id == 0x5365)) {
280 rate = 200000000;
281 } else {
282 rate = ssb_calc_clock_rate(pll_type, n, m);
283 }
284
285 if (pll_type == SSB_PLLTYPE_6) {
286 rate *= 2;
287 }
288
289 return rate;
290}
291
292void ssb_mipscore_init(struct ssb_mipscore *mcore)
293{
Felix Fietkau7007d00ca2007-10-14 21:04:22 +0200294 struct ssb_bus *bus;
Michael Buesch61e115a2007-09-18 15:12:50 -0400295 struct ssb_device *dev;
296 unsigned long hz, ns;
297 unsigned int irq, i;
298
299 if (!mcore->dev)
300 return; /* We don't have a MIPS core */
301
Joe Perches33a606a2013-02-20 12:16:13 -0800302 ssb_dbg("Initializing MIPS core...\n");
Michael Buesch61e115a2007-09-18 15:12:50 -0400303
Felix Fietkau7007d00ca2007-10-14 21:04:22 +0200304 bus = mcore->dev->bus;
Michael Buesch61e115a2007-09-18 15:12:50 -0400305 hz = ssb_clockspeed(bus);
306 if (!hz)
307 hz = 100000000;
308 ns = 1000000000 / hz;
309
Hauke Mehrtens03620632012-11-27 00:31:55 +0100310 if (ssb_extif_available(&bus->extif))
Michael Buesch61e115a2007-09-18 15:12:50 -0400311 ssb_extif_timing_init(&bus->extif, ns);
Hauke Mehrtens03620632012-11-27 00:31:55 +0100312 else if (ssb_chipco_available(&bus->chipco))
Michael Buesch61e115a2007-09-18 15:12:50 -0400313 ssb_chipco_timing_init(&bus->chipco, ns);
314
315 /* Assign IRQs to all cores on the bus, start with irq line 2, because serial usually takes 1 */
316 for (irq = 2, i = 0; i < bus->nr_devices; i++) {
matthieu castetea4bbfd2009-06-30 23:04:55 +0200317 int mips_irq;
Michael Buesch61e115a2007-09-18 15:12:50 -0400318 dev = &(bus->devices[i]);
matthieu castetea4bbfd2009-06-30 23:04:55 +0200319 mips_irq = ssb_mips_irq(dev);
320 if (mips_irq > 4)
321 dev->irq = 0;
322 else
323 dev->irq = mips_irq + 2;
324 if (dev->irq > 5)
325 continue;
Michael Buesch61e115a2007-09-18 15:12:50 -0400326 switch (dev->id.coreid) {
327 case SSB_DEV_USB11_HOST:
328 /* shouldn't need a separate irq line for non-4710, most of them have a proper
329 * external usb controller on the pci */
330 if ((bus->chip_id == 0x4710) && (irq <= 4)) {
331 set_irq(dev, irq++);
Michael Buesch61e115a2007-09-18 15:12:50 -0400332 }
matthieu castetea4bbfd2009-06-30 23:04:55 +0200333 break;
Michael Buesch61e115a2007-09-18 15:12:50 -0400334 case SSB_DEV_PCI:
335 case SSB_DEV_ETHERNET:
Michael Bueschaab547c2008-02-29 11:36:12 +0100336 case SSB_DEV_ETHERNET_GBIT:
Michael Buesch61e115a2007-09-18 15:12:50 -0400337 case SSB_DEV_80211:
338 case SSB_DEV_USB20_HOST:
339 /* These devices get their own IRQ line if available, the rest goes on IRQ0 */
340 if (irq <= 4) {
341 set_irq(dev, irq++);
342 break;
343 }
Jochen Friedrich83e34f02010-02-03 21:28:11 +0100344 /* fallthrough */
345 case SSB_DEV_EXTIF:
346 set_irq(dev, 0);
347 break;
Michael Buesch61e115a2007-09-18 15:12:50 -0400348 }
349 }
Joe Perches33a606a2013-02-20 12:16:13 -0800350 ssb_dbg("after irq reconfiguration\n");
matthieu castetea4bbfd2009-06-30 23:04:55 +0200351 dump_irq(bus);
Michael Buesch61e115a2007-09-18 15:12:50 -0400352
353 ssb_mips_serial_init(mcore);
354 ssb_mips_flash_detect(mcore);
355}