blob: 1c6f8b935a7bfd89093d33e02c62c6c3db942229 [file] [log] [blame]
Yoshinori Sato618b9022015-01-28 02:52:42 +09001/*
2 * linux/arch/h8300/kernel/cpu/timer/timer8.c
3 *
4 * Yoshinori Sato <ysato@users.sourcefoge.jp>
5 *
6 * 8bit Timer driver
7 *
8 */
9
10#include <linux/errno.h>
11#include <linux/sched.h>
12#include <linux/kernel.h>
13#include <linux/interrupt.h>
14#include <linux/init.h>
15#include <linux/platform_device.h>
16#include <linux/slab.h>
17#include <linux/clockchips.h>
18#include <linux/module.h>
19#include <linux/clk.h>
20#include <linux/io.h>
21#include <linux/of.h>
22
23#include <asm/irq.h>
24
25#define _8TCR 0
26#define _8TCSR 2
27#define TCORA 4
28#define TCORB 6
29#define _8TCNT 8
30
31#define FLAG_REPROGRAM (1 << 0)
32#define FLAG_SKIPEVENT (1 << 1)
33#define FLAG_IRQCONTEXT (1 << 2)
34#define FLAG_STARTED (1 << 3)
35
36#define ONESHOT 0
37#define PERIODIC 1
38
39#define RELATIVE 0
40#define ABSOLUTE 1
41
42struct timer8_priv {
43 struct platform_device *pdev;
44 struct clock_event_device ced;
45 struct irqaction irqaction;
46 unsigned long mapbase;
47 raw_spinlock_t lock;
48 unsigned long flags;
49 unsigned int rate;
50 unsigned int tcora;
51 struct clk *pclk;
52};
53
54static unsigned long timer8_get_counter(struct timer8_priv *p)
55{
56 unsigned long v1, v2, v3;
57 int o1, o2;
58
59 o1 = ctrl_inb(p->mapbase + _8TCSR) & 0x20;
60
61 /* Make sure the timer value is stable. Stolen from acpi_pm.c */
62 do {
63 o2 = o1;
64 v1 = ctrl_inw(p->mapbase + _8TCNT);
65 v2 = ctrl_inw(p->mapbase + _8TCNT);
66 v3 = ctrl_inw(p->mapbase + _8TCNT);
67 o1 = ctrl_inb(p->mapbase + _8TCSR) & 0x20;
68 } while (unlikely((o1 != o2) || (v1 > v2 && v1 < v3)
69 || (v2 > v3 && v2 < v1) || (v3 > v1 && v3 < v2)));
70
71 v2 |= o1 << 10;
72 return v2;
73}
74
75static irqreturn_t timer8_interrupt(int irq, void *dev_id)
76{
77 struct timer8_priv *p = dev_id;
78
79 ctrl_outb(ctrl_inb(p->mapbase + _8TCSR) & ~0x40,
80 p->mapbase + _8TCSR);
81 p->flags |= FLAG_IRQCONTEXT;
82 ctrl_outw(p->tcora, p->mapbase + TCORA);
83 if (!(p->flags & FLAG_SKIPEVENT)) {
84 if (p->ced.mode == CLOCK_EVT_MODE_ONESHOT)
85 ctrl_outw(0x0000, p->mapbase + _8TCR);
86 p->ced.event_handler(&p->ced);
87 }
88 p->flags &= ~(FLAG_SKIPEVENT | FLAG_IRQCONTEXT);
89
90 return IRQ_HANDLED;
91}
92
93static void timer8_set_next(struct timer8_priv *p, unsigned long delta)
94{
95 unsigned long flags;
96 unsigned long now;
97
98 raw_spin_lock_irqsave(&p->lock, flags);
99 if (delta >= 0x10000)
100 dev_warn(&p->pdev->dev, "delta out of range\n");
101 now = timer8_get_counter(p);
102 p->tcora = delta;
103 ctrl_outb(ctrl_inb(p->mapbase + _8TCR) | 0x40, p->mapbase + _8TCR);
104 if (delta > now)
105 ctrl_outw(delta, p->mapbase + TCORA);
106 else
107 ctrl_outw(now + 1, p->mapbase + TCORA);
108
109 raw_spin_unlock_irqrestore(&p->lock, flags);
110}
111
112static int timer8_enable(struct timer8_priv *p)
113{
114 p->rate = clk_get_rate(p->pclk) / 64;
115 ctrl_outw(0xffff, p->mapbase + TCORA);
116 ctrl_outw(0x0000, p->mapbase + _8TCNT);
117 ctrl_outw(0x0c02, p->mapbase + _8TCR);
118
119 return 0;
120}
121
122static int timer8_start(struct timer8_priv *p)
123{
124 int ret = 0;
125 unsigned long flags;
126
127 raw_spin_lock_irqsave(&p->lock, flags);
128
129 if (!(p->flags & FLAG_STARTED))
130 ret = timer8_enable(p);
131
132 if (ret)
133 goto out;
134 p->flags |= FLAG_STARTED;
135
136 out:
137 raw_spin_unlock_irqrestore(&p->lock, flags);
138
139 return ret;
140}
141
142static void timer8_stop(struct timer8_priv *p)
143{
144 unsigned long flags;
145
146 raw_spin_lock_irqsave(&p->lock, flags);
147
148 ctrl_outw(0x0000, p->mapbase + _8TCR);
149
150 raw_spin_unlock_irqrestore(&p->lock, flags);
151}
152
153static inline struct timer8_priv *ced_to_priv(struct clock_event_device *ced)
154{
155 return container_of(ced, struct timer8_priv, ced);
156}
157
158static void timer8_clock_event_start(struct timer8_priv *p, int periodic)
159{
160 struct clock_event_device *ced = &p->ced;
161
162 timer8_start(p);
163
164 ced->shift = 32;
165 ced->mult = div_sc(p->rate, NSEC_PER_SEC, ced->shift);
166 ced->max_delta_ns = clockevent_delta2ns(0xffff, ced);
167 ced->min_delta_ns = clockevent_delta2ns(0x0001, ced);
168
169 timer8_set_next(p, periodic?(p->rate + HZ/2) / HZ:0x10000);
170}
171
172static void timer8_clock_event_mode(enum clock_event_mode mode,
173 struct clock_event_device *ced)
174{
175 struct timer8_priv *p = ced_to_priv(ced);
176
177 switch (mode) {
178 case CLOCK_EVT_MODE_PERIODIC:
179 dev_info(&p->pdev->dev, "used for periodic clock events\n");
180 timer8_stop(p);
181 timer8_clock_event_start(p, PERIODIC);
182 break;
183 case CLOCK_EVT_MODE_ONESHOT:
184 dev_info(&p->pdev->dev, "used for oneshot clock events\n");
185 timer8_stop(p);
186 timer8_clock_event_start(p, ONESHOT);
187 break;
188 case CLOCK_EVT_MODE_SHUTDOWN:
189 case CLOCK_EVT_MODE_UNUSED:
190 timer8_stop(p);
191 break;
192 default:
193 break;
194 }
195}
196
197static int timer8_clock_event_next(unsigned long delta,
198 struct clock_event_device *ced)
199{
200 struct timer8_priv *p = ced_to_priv(ced);
201
202 BUG_ON(ced->mode != CLOCK_EVT_MODE_ONESHOT);
203 timer8_set_next(p, delta - 1);
204
205 return 0;
206}
207
208static int timer8_setup(struct timer8_priv *p,
209 struct platform_device *pdev)
210{
211 struct resource *res;
212 int irq;
213 int ret;
214
215 memset(p, 0, sizeof(*p));
216 p->pdev = pdev;
217
218 res = platform_get_resource(p->pdev, IORESOURCE_MEM, 0);
219 if (!res) {
220 dev_err(&p->pdev->dev, "failed to get I/O memory\n");
221 return -ENXIO;
222 }
223
224 irq = platform_get_irq(p->pdev, 0);
225 if (irq < 0) {
226 dev_err(&p->pdev->dev, "failed to get irq\n");
227 return -ENXIO;
228 }
229
230 p->mapbase = res->start;
231
232 p->irqaction.name = dev_name(&p->pdev->dev);
233 p->irqaction.handler = timer8_interrupt;
234 p->irqaction.dev_id = p;
235 p->irqaction.flags = IRQF_TIMER;
236
237 p->pclk = clk_get(&p->pdev->dev, "fck");
238 if (IS_ERR(p->pclk)) {
239 dev_err(&p->pdev->dev, "can't get clk\n");
240 return PTR_ERR(p->pclk);
241 }
242
243 p->ced.name = pdev->name;
244 p->ced.features = CLOCK_EVT_FEAT_PERIODIC |
245 CLOCK_EVT_FEAT_ONESHOT;
246 p->ced.rating = 200;
247 p->ced.cpumask = cpumask_of(0);
248 p->ced.set_next_event = timer8_clock_event_next;
249 p->ced.set_mode = timer8_clock_event_mode;
250
251 ret = setup_irq(irq, &p->irqaction);
252 if (ret < 0) {
253 dev_err(&p->pdev->dev,
254 "failed to request irq %d\n", irq);
255 return ret;
256 }
257 clockevents_register_device(&p->ced);
258 platform_set_drvdata(pdev, p);
259
260 return 0;
261}
262
263static int timer8_probe(struct platform_device *pdev)
264{
265 struct timer8_priv *p = platform_get_drvdata(pdev);
266
267 if (p) {
268 dev_info(&pdev->dev, "kept as earlytimer\n");
269 return 0;
270 }
271
272 p = devm_kzalloc(&pdev->dev, sizeof(*p), GFP_KERNEL);
273 if (!p)
274 return -ENOMEM;
275
276 return timer8_setup(p, pdev);
277}
278
279static int timer8_remove(struct platform_device *pdev)
280{
281 return -EBUSY;
282}
283
284static const struct of_device_id timer8_of_table[] __maybe_unused = {
285 { .compatible = "renesas,8bit-timer" },
286 { }
287};
288
289MODULE_DEVICE_TABLE(of, sh_cmt_of_table);
290static struct platform_driver timer8_driver = {
291 .probe = timer8_probe,
292 .remove = timer8_remove,
293 .driver = {
294 .name = "h8300-8timer",
295 .of_match_table = of_match_ptr(timer8_of_table),
296 }
297};
298
299static int __init timer8_init(void)
300{
301 return platform_driver_register(&timer8_driver);
302}
303
304static void __exit timer8_exit(void)
305{
306 platform_driver_unregister(&timer8_driver);
307}
308
309subsys_initcall(timer8_init);
310module_exit(timer8_exit);
311MODULE_AUTHOR("Yoshinori Sato");
312MODULE_DESCRIPTION("H8/300 8bit Timer Driver");
313MODULE_LICENSE("GPL v2");