blob: 938898a3df9f6b98a6d3db149d41d95f8f655326 [file] [log] [blame]
Catalin Marinasee8c9572009-05-30 14:00:17 +01001/*
Catalin Marinasee8c9572009-05-30 14:00:17 +01002 * Copyright (C) 2008 ARM Limited
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 *
13 * You should have received a copy of the GNU General Public License
14 * along with this program; if not, write to the Free Software
15 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
16 * MA 02110-1301, USA.
17 */
18
19#ifndef __MACH_IRQS_PB11MP_H
20#define __MACH_IRQS_PB11MP_H
21
Arnd Bergmann38d2cfc2015-11-25 17:32:23 +010022#define IRQ_LOCALTIMER 29
Catalin Marinasee8c9572009-05-30 14:00:17 +010023#define IRQ_TC11MP_GIC_START 32
24#define IRQ_PB11MP_GIC_START 64
25
26/*
27 * ARM11MPCore test chip interrupt sources (primary GIC on the test chip)
28 */
29#define IRQ_TC11MP_AACI (IRQ_TC11MP_GIC_START + 0)
30#define IRQ_TC11MP_TIMER0_1 (IRQ_TC11MP_GIC_START + 1)
31#define IRQ_TC11MP_TIMER2_3 (IRQ_TC11MP_GIC_START + 2)
32#define IRQ_TC11MP_USB (IRQ_TC11MP_GIC_START + 3)
33#define IRQ_TC11MP_UART0 (IRQ_TC11MP_GIC_START + 4)
34#define IRQ_TC11MP_UART1 (IRQ_TC11MP_GIC_START + 5)
35#define IRQ_TC11MP_RTC (IRQ_TC11MP_GIC_START + 6)
36#define IRQ_TC11MP_KMI0 (IRQ_TC11MP_GIC_START + 7)
37#define IRQ_TC11MP_KMI1 (IRQ_TC11MP_GIC_START + 8)
38#define IRQ_TC11MP_ETH (IRQ_TC11MP_GIC_START + 9)
39#define IRQ_TC11MP_PB_IRQ1 (IRQ_TC11MP_GIC_START + 10) /* main GIC */
40#define IRQ_TC11MP_PB_IRQ2 (IRQ_TC11MP_GIC_START + 11) /* tile GIC */
41#define IRQ_TC11MP_PB_FIQ1 (IRQ_TC11MP_GIC_START + 12) /* main GIC */
42#define IRQ_TC11MP_PB_FIQ2 (IRQ_TC11MP_GIC_START + 13) /* tile GIC */
43#define IRQ_TC11MP_MMCI0A (IRQ_TC11MP_GIC_START + 14)
44#define IRQ_TC11MP_MMCI0B (IRQ_TC11MP_GIC_START + 15)
45
46#define IRQ_TC11MP_PMU_CPU0 (IRQ_TC11MP_GIC_START + 17)
47#define IRQ_TC11MP_PMU_CPU1 (IRQ_TC11MP_GIC_START + 18)
48#define IRQ_TC11MP_PMU_CPU2 (IRQ_TC11MP_GIC_START + 19)
49#define IRQ_TC11MP_PMU_CPU3 (IRQ_TC11MP_GIC_START + 20)
50#define IRQ_TC11MP_PMU_SCU0 (IRQ_TC11MP_GIC_START + 21)
51#define IRQ_TC11MP_PMU_SCU1 (IRQ_TC11MP_GIC_START + 22)
52#define IRQ_TC11MP_PMU_SCU2 (IRQ_TC11MP_GIC_START + 23)
53#define IRQ_TC11MP_PMU_SCU3 (IRQ_TC11MP_GIC_START + 24)
54#define IRQ_TC11MP_PMU_SCU4 (IRQ_TC11MP_GIC_START + 25)
55#define IRQ_TC11MP_PMU_SCU5 (IRQ_TC11MP_GIC_START + 26)
56#define IRQ_TC11MP_PMU_SCU6 (IRQ_TC11MP_GIC_START + 27)
57#define IRQ_TC11MP_PMU_SCU7 (IRQ_TC11MP_GIC_START + 28)
58
59#define IRQ_TC11MP_L220_EVENT (IRQ_TC11MP_GIC_START + 29)
60#define IRQ_TC11MP_L220_SLAVE (IRQ_TC11MP_GIC_START + 30)
61#define IRQ_TC11MP_L220_DECODE (IRQ_TC11MP_GIC_START + 31)
62
63/*
64 * RealView PB11MPCore GIC interrupt sources (secondary GIC on the board)
65 */
66#define IRQ_PB11MP_WATCHDOG (IRQ_PB11MP_GIC_START + 0) /* Watchdog timer */
67#define IRQ_PB11MP_SOFT (IRQ_PB11MP_GIC_START + 1) /* Software interrupt */
68#define IRQ_PB11MP_COMMRx (IRQ_PB11MP_GIC_START + 2) /* Debug Comm Rx interrupt */
69#define IRQ_PB11MP_COMMTx (IRQ_PB11MP_GIC_START + 3) /* Debug Comm Tx interrupt */
70#define IRQ_PB11MP_GPIO0 (IRQ_PB11MP_GIC_START + 6) /* GPIO 0 */
71#define IRQ_PB11MP_GPIO1 (IRQ_PB11MP_GIC_START + 7) /* GPIO 1 */
72#define IRQ_PB11MP_GPIO2 (IRQ_PB11MP_GIC_START + 8) /* GPIO 2 */
73 /* 9 reserved */
74#define IRQ_PB11MP_RTC_GIC1 (IRQ_PB11MP_GIC_START + 10) /* Real Time Clock */
75#define IRQ_PB11MP_SSP (IRQ_PB11MP_GIC_START + 11) /* Synchronous Serial Port */
76#define IRQ_PB11MP_UART0_GIC1 (IRQ_PB11MP_GIC_START + 12) /* UART 0 on development chip */
77#define IRQ_PB11MP_UART1_GIC1 (IRQ_PB11MP_GIC_START + 13) /* UART 1 on development chip */
78#define IRQ_PB11MP_UART2 (IRQ_PB11MP_GIC_START + 14) /* UART 2 on development chip */
79#define IRQ_PB11MP_UART3 (IRQ_PB11MP_GIC_START + 15) /* UART 3 on development chip */
80#define IRQ_PB11MP_SCI (IRQ_PB11MP_GIC_START + 16) /* Smart Card Interface */
81#define IRQ_PB11MP_MMCI0A_GIC1 (IRQ_PB11MP_GIC_START + 17) /* Multimedia Card 0A */
82#define IRQ_PB11MP_MMCI0B_GIC1 (IRQ_PB11MP_GIC_START + 18) /* Multimedia Card 0B */
83#define IRQ_PB11MP_AACI_GIC1 (IRQ_PB11MP_GIC_START + 19) /* Audio Codec */
84#define IRQ_PB11MP_KMI0_GIC1 (IRQ_PB11MP_GIC_START + 20) /* Keyboard/Mouse port 0 */
85#define IRQ_PB11MP_KMI1_GIC1 (IRQ_PB11MP_GIC_START + 21) /* Keyboard/Mouse port 1 */
86#define IRQ_PB11MP_CHARLCD (IRQ_PB11MP_GIC_START + 22) /* Character LCD */
87#define IRQ_PB11MP_CLCD (IRQ_PB11MP_GIC_START + 23) /* CLCD controller */
88#define IRQ_PB11MP_DMAC (IRQ_PB11MP_GIC_START + 24) /* DMA controller */
89#define IRQ_PB11MP_PWRFAIL (IRQ_PB11MP_GIC_START + 25) /* Power failure */
90#define IRQ_PB11MP_PISMO (IRQ_PB11MP_GIC_START + 26) /* PISMO interface */
91#define IRQ_PB11MP_DoC (IRQ_PB11MP_GIC_START + 27) /* Disk on Chip memory controller */
92#define IRQ_PB11MP_ETH_GIC1 (IRQ_PB11MP_GIC_START + 28) /* Ethernet controller */
93#define IRQ_PB11MP_USB_GIC1 (IRQ_PB11MP_GIC_START + 29) /* USB controller */
94#define IRQ_PB11MP_TSPEN (IRQ_PB11MP_GIC_START + 30) /* Touchscreen pen */
95#define IRQ_PB11MP_TSKPAD (IRQ_PB11MP_GIC_START + 31) /* Touchscreen keypad */
96
Catalin Marinasee8c9572009-05-30 14:00:17 +010097#endif /* __MACH_IRQS_PB11MP_H */