blob: baf9064c0844bcafef399f943209a570dc34ceec [file] [log] [blame]
Quinn Jensen52c543f2007-07-09 22:06:53 +01001if ARCH_MXC
2
Uwe Kleine-König66384ee2010-06-15 18:14:19 +02003source "arch/arm/plat-mxc/devices/Kconfig"
4
Quinn Jensen52c543f2007-07-09 22:06:53 +01005menu "Freescale MXC Implementations"
6
7choice
Holger Schurig6bbdbf22009-01-29 14:42:25 +01008 prompt "Freescale CPU family:"
Sascha Hauera89cf592011-09-27 13:48:02 +08009 default ARCH_IMX_V6_V7
Quinn Jensen52c543f2007-07-09 22:06:53 +010010
Sascha Hauerae4fa7f2011-08-23 09:39:35 +020011config ARCH_IMX_V4_V5
12 bool "i.MX1, i.MX21, i.MX25, i.MX27"
Shawn Guo1b929992011-11-10 16:39:31 +080013 select AUTO_ZRELADDR if !ZBOOT_ROM
Sascha Hauerae4fa7f2011-08-23 09:39:35 +020014 select ARM_PATCH_PHYS_VIRT
Paulius Zaleckascfca8b52008-11-14 11:01:38 +010015 help
Sascha Hauerae4fa7f2011-08-23 09:39:35 +020016 This enables support for systems based on the Freescale i.MX ARMv4
17 and ARMv5 SoCs
Sascha Hauer8c25c362009-06-04 11:32:12 +020018
Sascha Hauera89cf592011-09-27 13:48:02 +080019config ARCH_IMX_V6_V7
Sascha Hauer784a90c2011-11-07 12:36:48 +010020 bool "i.MX3, i.MX5, i.MX6"
Sascha Hauera89cf592011-09-27 13:48:02 +080021 select AUTO_ZRELADDR if !ZBOOT_ROM
22 select ARM_PATCH_PHYS_VIRT
Dave Martince5ea9f2011-11-29 15:56:19 +000023 select MIGHT_HAVE_CACHE_L2X0
Quinn Jensen52c543f2007-07-09 22:06:53 +010024 help
Sascha Hauer784a90c2011-11-07 12:36:48 +010025 This enables support for systems based on the Freescale i.MX3, i.MX5
26 and i.MX6 family.
Uwe Kleine-König7db4d882011-04-08 11:06:43 +020027
Quinn Jensen52c543f2007-07-09 22:06:53 +010028endchoice
29
Uwe Kleine-Königd1091672010-06-10 15:11:13 +020030source "arch/arm/mach-imx/Kconfig"
Quinn Jensen52c543f2007-07-09 22:06:53 +010031
32endmenu
33
Darius Augulis479c9012008-09-09 11:29:41 +020034config MXC_IRQ_PRIOR
35 bool "Use IRQ priority"
Darius Augulis479c9012008-09-09 11:29:41 +020036 help
37 Select this if you want to use prioritized IRQ handling.
38 This feature prevents higher priority ISR to be interrupted
39 by lower priority IRQ even IRQF_DISABLED flag is not set.
40 This may be useful in embedded applications, where are strong
41 requirements for timing.
42 Say N here, unless you have a specialized requirement.
43
Amit Kucheriaa0037082009-12-03 22:36:41 +020044config MXC_TZIC
Sascha Hauerec4bb252010-11-05 09:47:21 +010045 bool
Amit Kucheriaa0037082009-12-03 22:36:41 +020046
Sascha Hauerc7259df2010-11-05 09:37:22 +010047config MXC_AVIC
48 bool
49
Jason Wangfa94f8d2010-06-24 21:11:28 +080050config MXC_DEBUG_BOARD
51 bool "Enable MXC debug board(for 3-stack)"
52 help
53 The debug board is an integral part of the MXC 3-stack(PDK)
54 platforms, it can be attached or removed from the peripheral
55 board. On debug board, several debug devices(ethernet, UART,
56 buttons, LEDs and JTAG) are implemented. Between the MCU and
57 these devices, a CPLD is added as a bridge which performs
58 data/address de-multiplexing and decode, signal level shift,
59 interrupt control and various board functions.
60
Sascha Hauerf2b89012010-08-19 14:08:04 +020061config HAVE_EPIT
62 bool
63
64config MXC_USE_EPIT
65 bool "Use EPIT instead of GPT"
66 depends on HAVE_EPIT
67 help
68 Use EPIT as the system timer on systems that have it. Normally you
69 don't have a reason to do so as the EPIT has the same features and
70 uses the same clocks as the GPT. Anyway, on some systems the GPT
71 may be in use for other purposes.
72
Daniel Mackf4f8bda2009-11-05 09:44:09 +010073config MXC_ULPI
74 bool
75
Alan Carvalho de Assis45001e92009-04-02 12:38:41 -030076config ARCH_HAS_RNGA
77 bool
Alan Carvalho de Assis45001e92009-04-02 12:38:41 -030078
Uwe Kleine-König5e2e95f2010-02-15 09:42:59 +010079config IMX_HAVE_IOMUX_V1
80 bool
81
Sascha Hauerbca6ef12009-04-01 11:11:48 +020082config ARCH_MXC_IOMUX_V3
83 bool
Sascha Hauer9eedbdf2009-10-29 17:12:39 +010084
Dinh Nguyen68a2f732010-10-12 11:29:01 -050085config IRAM_ALLOC
86 bool
87 select GENERIC_ALLOCATOR
88
Quinn Jensen52c543f2007-07-09 22:06:53 +010089endif