blob: 77c541802ad9a3988eff621d07cc4013792cc9be [file] [log] [blame]
Caz Yokoyama8d497512013-09-05 16:42:39 -07001An Intel MIC X100 device is a PCIe form factor add-in coprocessor
2card based on the Intel Many Integrated Core (MIC) architecture
3that runs a Linux OS. It is a PCIe endpoint in a platform and therefore
4implements the three required standard address spaces i.e. configuration,
5memory and I/O. The host OS loads a device driver as is typical for
6PCIe devices. The card itself runs a bootstrap after reset that
Dasaratharaman Chandramouliaf190492013-10-03 18:06:23 -07007transfers control to the card OS downloaded from the host driver. The
8host driver supports OSPM suspend and resume operations. It shuts down
9the card during suspend and reboots the card OS during resume.
Caz Yokoyama8d497512013-09-05 16:42:39 -070010The card OS as shipped by Intel is a Linux kernel with modifications
11for the X100 devices.
12
13Since it is a PCIe card, it does not have the ability to host hardware
14devices for networking, storage and console. We provide these devices
15on X100 coprocessors thus enabling a self-bootable equivalent environment
16for applications. A key benefit of our solution is that it leverages
17the standard virtio framework for network, disk and console devices,
18though in our case the virtio framework is used across a PCIe bus.
19
Siva Yerramreddya8035842014-07-11 14:04:19 -070020MIC PCIe card has a dma controller with 8 channels. These channels are
21shared between the host s/w and the card s/w. 0 to 3 are used by host
22and 4 to 7 by card. As the dma device doesn't show up as PCIe device,
23a virtual bus called mic bus is created and virtual dma devices are
24created on it by the host/card drivers. On host the channels are private
25and used only by the host driver to transfer data for the virtio devices.
26
Caz Yokoyama8d497512013-09-05 16:42:39 -070027Here is a block diagram of the various components described above. The
28virtio backends are situated on the host rather than the card given better
29single threaded performance for the host compared to MIC, the ability of
30the host to initiate DMA's to/from the card using the MIC DMA engine and
31the fact that the virtio block storage backend can only be on the host.
32
Siva Yerramreddya8035842014-07-11 14:04:19 -070033 |
34 +----------+ | +----------+
35 | Card OS | | | Host OS |
36 +----------+ | +----------+
37 |
38 +-------+ +--------+ +------+ | +---------+ +--------+ +--------+
39 | Virtio| |Virtio | |Virtio| | |Virtio | |Virtio | |Virtio |
40 | Net | |Console | |Block | | |Net | |Console | |Block |
41 | Driver| |Driver | |Driver| | |backend | |backend | |backend |
42 +-------+ +--------+ +------+ | +---------+ +--------+ +--------+
43 | | | | | | |
44 | | | |User | | |
45 | | | |------|------------|---------|-------
46 +-------------------+ |Kernel +--------------------------+
47 | | | Virtio over PCIe IOCTLs |
48 | | +--------------------------+
49+-----------+ | | | +-----------+
50| MIC DMA | | | | | MIC DMA |
51| Driver | | | | | Driver |
52+-----------+ | | | +-----------+
53 | | | | |
54+---------------+ | | | +----------------+
55|MIC virtual Bus| | | | |MIC virtual Bus |
56+---------------+ | | | +----------------+
57 | | | | |
58 | +--------------+ | +---------------+ |
59 | |Intel MIC | | |Intel MIC | |
60 +---|Card Driver | | |Host Driver | |
61 +--------------+ | +---------------+-----+
62 | | |
63 +-------------------------------------------------------------+
64 | |
65 | PCIe Bus |
66 +-------------------------------------------------------------+