blob: 584f8538da13cc852427967e0a8f2ee8bb1d3fc4 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * cpcihp_zt5550.c
3 *
4 * Intel/Ziatech ZT5550 CompactPCI Host Controller driver
5 *
6 * Copyright 2002 SOMA Networks, Inc.
7 * Copyright 2001 Intel San Luis Obispo
8 * Copyright 2000,2001 MontaVista Software Inc.
9 *
10 * This program is free software; you can redistribute it and/or modify it
11 * under the terms of the GNU General Public License as published by the
12 * Free Software Foundation; either version 2 of the License, or (at your
13 * option) any later version.
14 *
15 * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
16 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY
17 * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL
18 * THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
19 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
20 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
21 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
22 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
23 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
24 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
25 *
26 * You should have received a copy of the GNU General Public License along
27 * with this program; if not, write to the Free Software Foundation, Inc.,
28 * 675 Mass Ave, Cambridge, MA 02139, USA.
29 *
30 * Send feedback to <scottm@somanetworks.com>
31 */
32
Linus Torvalds1da177e2005-04-16 15:20:36 -070033#include <linux/module.h>
34#include <linux/moduleparam.h>
35#include <linux/init.h>
36#include <linux/errno.h>
37#include <linux/pci.h>
Tim Schmielau4e57b682005-10-30 15:03:48 -080038#include <linux/signal.h> /* SA_SHIRQ */
Linus Torvalds1da177e2005-04-16 15:20:36 -070039#include "cpci_hotplug.h"
40#include "cpcihp_zt5550.h"
41
42#define DRIVER_VERSION "0.2"
43#define DRIVER_AUTHOR "Scott Murray <scottm@somanetworks.com>"
44#define DRIVER_DESC "ZT5550 CompactPCI Hot Plug Driver"
45
46#define MY_NAME "cpcihp_zt5550"
47
48#define dbg(format, arg...) \
49 do { \
50 if(debug) \
51 printk (KERN_DEBUG "%s: " format "\n", \
52 MY_NAME , ## arg); \
53 } while(0)
54#define err(format, arg...) printk(KERN_ERR "%s: " format "\n", MY_NAME , ## arg)
55#define info(format, arg...) printk(KERN_INFO "%s: " format "\n", MY_NAME , ## arg)
56#define warn(format, arg...) printk(KERN_WARNING "%s: " format "\n", MY_NAME , ## arg)
57
58/* local variables */
59static int debug;
60static int poll;
61static struct cpci_hp_controller_ops zt5550_hpc_ops;
62static struct cpci_hp_controller zt5550_hpc;
63
64/* Primary cPCI bus bridge device */
65static struct pci_dev *bus0_dev;
66static struct pci_bus *bus0;
67
68/* Host controller device */
69static struct pci_dev *hc_dev;
70
71/* Host controller register addresses */
72static void __iomem *hc_registers;
73static void __iomem *csr_hc_index;
74static void __iomem *csr_hc_data;
75static void __iomem *csr_int_status;
76static void __iomem *csr_int_mask;
77
78
79static int zt5550_hc_config(struct pci_dev *pdev)
80{
Bjorn Helgaasc8920f02005-09-28 15:15:16 -060081 int ret;
82
Linus Torvalds1da177e2005-04-16 15:20:36 -070083 /* Since we know that no boards exist with two HC chips, treat it as an error */
84 if(hc_dev) {
85 err("too many host controller devices?");
86 return -EBUSY;
87 }
Bjorn Helgaasc8920f02005-09-28 15:15:16 -060088
89 ret = pci_enable_device(pdev);
90 if(ret) {
91 err("cannot enable %s\n", pci_name(pdev));
92 return ret;
93 }
94
Linus Torvalds1da177e2005-04-16 15:20:36 -070095 hc_dev = pdev;
96 dbg("hc_dev = %p", hc_dev);
Greg Kroah-Hartman1396a8c2006-06-12 15:14:29 -070097 dbg("pci resource start %llx", (unsigned long long)pci_resource_start(hc_dev, 1));
98 dbg("pci resource len %llx", (unsigned long long)pci_resource_len(hc_dev, 1));
Linus Torvalds1da177e2005-04-16 15:20:36 -070099
100 if(!request_mem_region(pci_resource_start(hc_dev, 1),
101 pci_resource_len(hc_dev, 1), MY_NAME)) {
102 err("cannot reserve MMIO region");
Bjorn Helgaasc8920f02005-09-28 15:15:16 -0600103 ret = -ENOMEM;
104 goto exit_disable_device;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700105 }
106
107 hc_registers =
108 ioremap(pci_resource_start(hc_dev, 1), pci_resource_len(hc_dev, 1));
109 if(!hc_registers) {
Greg Kroah-Hartman1396a8c2006-06-12 15:14:29 -0700110 err("cannot remap MMIO region %llx @ %llx",
111 (unsigned long long)pci_resource_len(hc_dev, 1),
112 (unsigned long long)pci_resource_start(hc_dev, 1));
Bjorn Helgaasc8920f02005-09-28 15:15:16 -0600113 ret = -ENODEV;
114 goto exit_release_region;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700115 }
116
117 csr_hc_index = hc_registers + CSR_HCINDEX;
118 csr_hc_data = hc_registers + CSR_HCDATA;
119 csr_int_status = hc_registers + CSR_INTSTAT;
120 csr_int_mask = hc_registers + CSR_INTMASK;
121
122 /*
123 * Disable host control, fault and serial interrupts
124 */
125 dbg("disabling host control, fault and serial interrupts");
126 writeb((u8) HC_INT_MASK_REG, csr_hc_index);
127 writeb((u8) ALL_INDEXED_INTS_MASK, csr_hc_data);
128 dbg("disabled host control, fault and serial interrupts");
129
130 /*
131 * Disable timer0, timer1 and ENUM interrupts
132 */
133 dbg("disabling timer0, timer1 and ENUM interrupts");
134 writeb((u8) ALL_DIRECT_INTS_MASK, csr_int_mask);
135 dbg("disabled timer0, timer1 and ENUM interrupts");
136 return 0;
Bjorn Helgaasc8920f02005-09-28 15:15:16 -0600137
138exit_release_region:
139 release_mem_region(pci_resource_start(hc_dev, 1),
140 pci_resource_len(hc_dev, 1));
141exit_disable_device:
142 pci_disable_device(hc_dev);
143 return ret;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700144}
145
146static int zt5550_hc_cleanup(void)
147{
148 if(!hc_dev)
149 return -ENODEV;
150
151 iounmap(hc_registers);
152 release_mem_region(pci_resource_start(hc_dev, 1),
153 pci_resource_len(hc_dev, 1));
Bjorn Helgaasc8920f02005-09-28 15:15:16 -0600154 pci_disable_device(hc_dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700155 return 0;
156}
157
158static int zt5550_hc_query_enum(void)
159{
160 u8 value;
161
162 value = inb_p(ENUM_PORT);
163 return ((value & ENUM_MASK) == ENUM_MASK);
164}
165
166static int zt5550_hc_check_irq(void *dev_id)
167{
168 int ret;
169 u8 reg;
170
171 ret = 0;
172 if(dev_id == zt5550_hpc.dev_id) {
173 reg = readb(csr_int_status);
174 if(reg)
175 ret = 1;
176 }
177 return ret;
178}
179
180static int zt5550_hc_enable_irq(void)
181{
182 u8 reg;
183
184 if(hc_dev == NULL) {
185 return -ENODEV;
186 }
187 reg = readb(csr_int_mask);
188 reg = reg & ~ENUM_INT_MASK;
189 writeb(reg, csr_int_mask);
190 return 0;
191}
192
193static int zt5550_hc_disable_irq(void)
194{
195 u8 reg;
196
197 if(hc_dev == NULL) {
198 return -ENODEV;
199 }
200
201 reg = readb(csr_int_mask);
202 reg = reg | ENUM_INT_MASK;
203 writeb(reg, csr_int_mask);
204 return 0;
205}
206
207static int zt5550_hc_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
208{
209 int status;
210
211 status = zt5550_hc_config(pdev);
212 if(status != 0) {
213 return status;
214 }
215 dbg("returned from zt5550_hc_config");
216
217 memset(&zt5550_hpc, 0, sizeof (struct cpci_hp_controller));
218 zt5550_hpc_ops.query_enum = zt5550_hc_query_enum;
219 zt5550_hpc.ops = &zt5550_hpc_ops;
220 if(!poll) {
221 zt5550_hpc.irq = hc_dev->irq;
222 zt5550_hpc.irq_flags = SA_SHIRQ;
223 zt5550_hpc.dev_id = hc_dev;
224
225 zt5550_hpc_ops.enable_irq = zt5550_hc_enable_irq;
226 zt5550_hpc_ops.disable_irq = zt5550_hc_disable_irq;
227 zt5550_hpc_ops.check_irq = zt5550_hc_check_irq;
228 } else {
229 info("using ENUM# polling mode");
230 }
231
232 status = cpci_hp_register_controller(&zt5550_hpc);
233 if(status != 0) {
234 err("could not register cPCI hotplug controller");
235 goto init_hc_error;
236 }
237 dbg("registered controller");
238
239 /* Look for first device matching cPCI bus's bridge vendor and device IDs */
240 if(!(bus0_dev = pci_get_device(PCI_VENDOR_ID_DEC,
241 PCI_DEVICE_ID_DEC_21154, NULL))) {
242 status = -ENODEV;
243 goto init_register_error;
244 }
245 bus0 = bus0_dev->subordinate;
246 pci_dev_put(bus0_dev);
247
248 status = cpci_hp_register_bus(bus0, 0x0a, 0x0f);
249 if(status != 0) {
250 err("could not register cPCI hotplug bus");
251 goto init_register_error;
252 }
253 dbg("registered bus");
254
255 status = cpci_hp_start();
256 if(status != 0) {
257 err("could not started cPCI hotplug system");
258 cpci_hp_unregister_bus(bus0);
259 goto init_register_error;
260 }
261 dbg("started cpci hp system");
262
263 return 0;
264init_register_error:
265 cpci_hp_unregister_controller(&zt5550_hpc);
266init_hc_error:
267 err("status = %d", status);
268 zt5550_hc_cleanup();
269 return status;
270
271}
272
273static void __devexit zt5550_hc_remove_one(struct pci_dev *pdev)
274{
275 cpci_hp_stop();
276 cpci_hp_unregister_bus(bus0);
277 cpci_hp_unregister_controller(&zt5550_hpc);
278 zt5550_hc_cleanup();
279}
280
281
282static struct pci_device_id zt5550_hc_pci_tbl[] = {
283 { PCI_VENDOR_ID_ZIATECH, PCI_DEVICE_ID_ZIATECH_5550_HC, PCI_ANY_ID, PCI_ANY_ID, },
284 { 0, }
285};
286MODULE_DEVICE_TABLE(pci, zt5550_hc_pci_tbl);
287
288static struct pci_driver zt5550_hc_driver = {
289 .name = "zt5550_hc",
290 .id_table = zt5550_hc_pci_tbl,
291 .probe = zt5550_hc_init_one,
292 .remove = __devexit_p(zt5550_hc_remove_one),
293};
294
295static int __init zt5550_init(void)
296{
297 struct resource* r;
298
299 info(DRIVER_DESC " version: " DRIVER_VERSION);
300 r = request_region(ENUM_PORT, 1, "#ENUM hotswap signal register");
301 if(!r)
302 return -EBUSY;
303
304 return pci_register_driver(&zt5550_hc_driver);
305}
306
307static void __exit
308zt5550_exit(void)
309{
310 pci_unregister_driver(&zt5550_hc_driver);
311 release_region(ENUM_PORT, 1);
312}
313
314module_init(zt5550_init);
315module_exit(zt5550_exit);
316
317MODULE_AUTHOR(DRIVER_AUTHOR);
318MODULE_DESCRIPTION(DRIVER_DESC);
319MODULE_LICENSE("GPL");
320module_param(debug, bool, 0644);
321MODULE_PARM_DESC(debug, "Debugging mode enabled or not");
322module_param(poll, bool, 0644);
323MODULE_PARM_DESC(poll, "#ENUM polling mode enabled or not");