blob: dbeb195eb4e825096adb0338f45c461b47357702 [file] [log] [blame]
Takashi Iwaie3d280f2015-02-17 21:46:37 +01001/*
2 * HD-audio core stuff
3 */
4
5#ifndef __SOUND_HDAUDIO_H
6#define __SOUND_HDAUDIO_H
7
8#include <linux/device.h>
Takashi Iwai14752412015-04-14 12:15:47 +02009#include <linux/interrupt.h>
10#include <linux/timecounter.h>
11#include <sound/core.h>
12#include <sound/memalloc.h>
Takashi Iwaid068ebc2015-03-02 23:22:59 +010013#include <sound/hda_verbs.h>
14
Takashi Iwai7639a062015-03-03 10:07:24 +010015/* codec node id */
16typedef u16 hda_nid_t;
17
Takashi Iwaid068ebc2015-03-02 23:22:59 +010018struct hdac_bus;
Takashi Iwai14752412015-04-14 12:15:47 +020019struct hdac_stream;
Takashi Iwaid068ebc2015-03-02 23:22:59 +010020struct hdac_device;
21struct hdac_driver;
Takashi Iwai3256be62015-02-24 14:59:42 +010022struct hdac_widget_tree;
Takashi Iwaie3d280f2015-02-17 21:46:37 +010023
24/*
25 * exported bus type
26 */
27extern struct bus_type snd_hda_bus_type;
28
29/*
Takashi Iwai71fc4c72015-03-03 17:33:10 +010030 * generic arrays
31 */
32struct snd_array {
33 unsigned int used;
34 unsigned int alloced;
35 unsigned int elem_size;
36 unsigned int alloc_align;
37 void *list;
38};
39
40/*
Takashi Iwaie3d280f2015-02-17 21:46:37 +010041 * HD-audio codec base device
42 */
43struct hdac_device {
44 struct device dev;
45 int type;
Takashi Iwaid068ebc2015-03-02 23:22:59 +010046 struct hdac_bus *bus;
47 unsigned int addr; /* codec address */
48 struct list_head list; /* list point for bus codec_list */
Takashi Iwai7639a062015-03-03 10:07:24 +010049
50 hda_nid_t afg; /* AFG node id */
51 hda_nid_t mfg; /* MFG node id */
52
53 /* ids */
54 unsigned int vendor_id;
55 unsigned int subsystem_id;
56 unsigned int revision_id;
57 unsigned int afg_function_id;
58 unsigned int mfg_function_id;
59 unsigned int afg_unsol:1;
60 unsigned int mfg_unsol:1;
61
62 unsigned int power_caps; /* FG power caps */
63
64 const char *vendor_name; /* codec vendor name */
65 const char *chip_name; /* codec chip name */
66
Takashi Iwai05852442015-03-03 15:40:08 +010067 /* verb exec op override */
68 int (*exec_verb)(struct hdac_device *dev, unsigned int cmd,
69 unsigned int flags, unsigned int *res);
70
Takashi Iwai7639a062015-03-03 10:07:24 +010071 /* widgets */
72 unsigned int num_nodes;
73 hda_nid_t start_nid, end_nid;
74
75 /* misc flags */
76 atomic_t in_pm; /* suspend/resume being performed */
Takashi Iwai3256be62015-02-24 14:59:42 +010077
78 /* sysfs */
79 struct hdac_widget_tree *widgets;
Takashi Iwai4d75faa02015-02-25 14:42:38 +010080
81 /* regmap */
82 struct regmap *regmap;
Takashi Iwai5e56bce2015-02-26 12:29:03 +010083 struct snd_array vendor_verbs;
Takashi Iwai4d75faa02015-02-25 14:42:38 +010084 bool lazy_cache:1; /* don't wake up for writes */
Takashi Iwaifaa75f82015-02-26 08:54:56 +010085 bool caps_overwriting:1; /* caps overwrite being in process */
Takashi Iwai40ba66a2015-03-13 15:56:25 +010086 bool cache_coef:1; /* cache COEF read/write too */
Takashi Iwaie3d280f2015-02-17 21:46:37 +010087};
88
89/* device/driver type used for matching */
90enum {
91 HDA_DEV_CORE,
92 HDA_DEV_LEGACY,
93};
94
Takashi Iwai7639a062015-03-03 10:07:24 +010095/* direction */
96enum {
97 HDA_INPUT, HDA_OUTPUT
98};
99
Takashi Iwaie3d280f2015-02-17 21:46:37 +0100100#define dev_to_hdac_dev(_dev) container_of(_dev, struct hdac_device, dev)
101
Takashi Iwai7639a062015-03-03 10:07:24 +0100102int snd_hdac_device_init(struct hdac_device *dev, struct hdac_bus *bus,
103 const char *name, unsigned int addr);
104void snd_hdac_device_exit(struct hdac_device *dev);
Takashi Iwai3256be62015-02-24 14:59:42 +0100105int snd_hdac_device_register(struct hdac_device *codec);
106void snd_hdac_device_unregister(struct hdac_device *codec);
Takashi Iwai7639a062015-03-03 10:07:24 +0100107
108int snd_hdac_refresh_widgets(struct hdac_device *codec);
109
110unsigned int snd_hdac_make_cmd(struct hdac_device *codec, hda_nid_t nid,
111 unsigned int verb, unsigned int parm);
Takashi Iwai05852442015-03-03 15:40:08 +0100112int snd_hdac_exec_verb(struct hdac_device *codec, unsigned int cmd,
113 unsigned int flags, unsigned int *res);
Takashi Iwai7639a062015-03-03 10:07:24 +0100114int snd_hdac_read(struct hdac_device *codec, hda_nid_t nid,
115 unsigned int verb, unsigned int parm, unsigned int *res);
Takashi Iwai01ed3c02015-02-26 13:57:47 +0100116int _snd_hdac_read_parm(struct hdac_device *codec, hda_nid_t nid, int parm,
117 unsigned int *res);
Takashi Iwai9ba17b42015-03-03 23:29:47 +0100118int snd_hdac_read_parm_uncached(struct hdac_device *codec, hda_nid_t nid,
119 int parm);
Takashi Iwaifaa75f82015-02-26 08:54:56 +0100120int snd_hdac_override_parm(struct hdac_device *codec, hda_nid_t nid,
121 unsigned int parm, unsigned int val);
Takashi Iwai7639a062015-03-03 10:07:24 +0100122int snd_hdac_get_connections(struct hdac_device *codec, hda_nid_t nid,
123 hda_nid_t *conn_list, int max_conns);
124int snd_hdac_get_sub_nodes(struct hdac_device *codec, hda_nid_t nid,
125 hda_nid_t *start_id);
Takashi Iwaib7d023e2015-04-16 08:19:06 +0200126unsigned int snd_hdac_calc_stream_format(unsigned int rate,
127 unsigned int channels,
128 unsigned int format,
129 unsigned int maxbps,
130 unsigned short spdif_ctls);
131int snd_hdac_query_supported_pcm(struct hdac_device *codec, hda_nid_t nid,
132 u32 *ratesp, u64 *formatsp, unsigned int *bpsp);
133bool snd_hdac_is_supported_format(struct hdac_device *codec, hda_nid_t nid,
134 unsigned int format);
Takashi Iwai7639a062015-03-03 10:07:24 +0100135
Takashi Iwai01ed3c02015-02-26 13:57:47 +0100136/**
137 * snd_hdac_read_parm - read a codec parameter
138 * @codec: the codec object
139 * @nid: NID to read a parameter
140 * @parm: parameter to read
141 *
142 * Returns -1 for error. If you need to distinguish the error more
143 * strictly, use _snd_hdac_read_parm() directly.
144 */
145static inline int snd_hdac_read_parm(struct hdac_device *codec, hda_nid_t nid,
146 int parm)
147{
148 unsigned int val;
149
150 return _snd_hdac_read_parm(codec, nid, parm, &val) < 0 ? -1 : val;
151}
152
Takashi Iwai7639a062015-03-03 10:07:24 +0100153#ifdef CONFIG_PM
154void snd_hdac_power_up(struct hdac_device *codec);
155void snd_hdac_power_down(struct hdac_device *codec);
Takashi Iwaic3aeda62015-04-13 11:01:14 +0200156void snd_hdac_power_up_pm(struct hdac_device *codec);
157void snd_hdac_power_down_pm(struct hdac_device *codec);
Takashi Iwai7639a062015-03-03 10:07:24 +0100158#else
159static inline void snd_hdac_power_up(struct hdac_device *codec) {}
160static inline void snd_hdac_power_down(struct hdac_device *codec) {}
Takashi Iwaic3aeda62015-04-13 11:01:14 +0200161static inline void snd_hdac_power_up_pm(struct hdac_device *codec) {}
162static inline void snd_hdac_power_down_pm(struct hdac_device *codec) {}
Takashi Iwai7639a062015-03-03 10:07:24 +0100163#endif
164
Takashi Iwaie3d280f2015-02-17 21:46:37 +0100165/*
166 * HD-audio codec base driver
167 */
168struct hdac_driver {
169 struct device_driver driver;
170 int type;
171 int (*match)(struct hdac_device *dev, struct hdac_driver *drv);
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100172 void (*unsol_event)(struct hdac_device *dev, unsigned int event);
Takashi Iwaie3d280f2015-02-17 21:46:37 +0100173};
174
175#define drv_to_hdac_driver(_drv) container_of(_drv, struct hdac_driver, driver)
176
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100177/*
Takashi Iwai14752412015-04-14 12:15:47 +0200178 * Bus verb operators
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100179 */
180struct hdac_bus_ops {
181 /* send a single command */
182 int (*command)(struct hdac_bus *bus, unsigned int cmd);
183 /* get a response from the last command */
184 int (*get_response)(struct hdac_bus *bus, unsigned int addr,
185 unsigned int *res);
186};
187
Takashi Iwai14752412015-04-14 12:15:47 +0200188/*
189 * Lowlevel I/O operators
190 */
191struct hdac_io_ops {
192 /* mapped register accesses */
193 void (*reg_writel)(u32 value, u32 __iomem *addr);
194 u32 (*reg_readl)(u32 __iomem *addr);
195 void (*reg_writew)(u16 value, u16 __iomem *addr);
196 u16 (*reg_readw)(u16 __iomem *addr);
197 void (*reg_writeb)(u8 value, u8 __iomem *addr);
198 u8 (*reg_readb)(u8 __iomem *addr);
Takashi Iwai8f3f6002015-04-14 12:53:28 +0200199 /* Allocation ops */
200 int (*dma_alloc_pages)(struct hdac_bus *bus, int type, size_t size,
201 struct snd_dma_buffer *buf);
202 void (*dma_free_pages)(struct hdac_bus *bus,
203 struct snd_dma_buffer *buf);
Takashi Iwai14752412015-04-14 12:15:47 +0200204};
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100205
Takashi Iwai14752412015-04-14 12:15:47 +0200206#define HDA_UNSOL_QUEUE_SIZE 64
207#define HDA_MAX_CODECS 8 /* limit by controller side */
208
209/* HD Audio class code */
210#define PCI_CLASS_MULTIMEDIA_HD_AUDIO 0x0403
211
212/*
213 * CORB/RIRB
214 *
215 * Each CORB entry is 4byte, RIRB is 8byte
216 */
217struct hdac_rb {
218 __le32 *buf; /* virtual address of CORB/RIRB buffer */
219 dma_addr_t addr; /* physical address of CORB/RIRB buffer */
220 unsigned short rp, wp; /* RIRB read/write pointers */
221 int cmds[HDA_MAX_CODECS]; /* number of pending requests */
222 u32 res[HDA_MAX_CODECS]; /* last read value */
223};
224
225/*
226 * HD-audio bus base driver
227 */
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100228struct hdac_bus {
229 struct device *dev;
230 const struct hdac_bus_ops *ops;
Takashi Iwai14752412015-04-14 12:15:47 +0200231 const struct hdac_io_ops *io_ops;
232
233 /* h/w resources */
234 unsigned long addr;
235 void __iomem *remap_addr;
236 int irq;
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100237
238 /* codec linked list */
239 struct list_head codec_list;
240 unsigned int num_codecs;
241
242 /* link caddr -> codec */
243 struct hdac_device *caddr_tbl[HDA_MAX_CODEC_ADDRESS + 1];
244
245 /* unsolicited event queue */
246 u32 unsol_queue[HDA_UNSOL_QUEUE_SIZE * 2]; /* ring buffer */
247 unsigned int unsol_rp, unsol_wp;
248 struct work_struct unsol_work;
249
Takashi Iwai14752412015-04-14 12:15:47 +0200250 /* bit flags of detected codecs */
251 unsigned long codec_mask;
252
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100253 /* bit flags of powered codecs */
254 unsigned long codec_powered;
255
Takashi Iwai14752412015-04-14 12:15:47 +0200256 /* CORB/RIRB */
257 struct hdac_rb corb;
258 struct hdac_rb rirb;
259 unsigned int last_cmd[HDA_MAX_CODECS]; /* last sent command */
260
261 /* CORB/RIRB and position buffers */
262 struct snd_dma_buffer rb;
263 struct snd_dma_buffer posbuf;
264
265 /* hdac_stream linked list */
266 struct list_head stream_list;
267
268 /* operation state */
269 bool chip_init:1; /* h/w initialized */
270
271 /* behavior flags */
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100272 bool sync_write:1; /* sync after verb write */
Takashi Iwai14752412015-04-14 12:15:47 +0200273 bool use_posbuf:1; /* use position buffer */
274 bool snoop:1; /* enable snooping */
275 bool align_bdle_4k:1; /* BDLE align 4K boundary */
276 bool reverse_assign:1; /* assign devices in reverse order */
277 bool corbrp_self_clear:1; /* CORBRP clears itself after reset */
278
279 int bdl_pos_adj; /* BDL position adjustment */
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100280
281 /* locks */
Takashi Iwai14752412015-04-14 12:15:47 +0200282 spinlock_t reg_lock;
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100283 struct mutex cmd_mutex;
284};
285
286int snd_hdac_bus_init(struct hdac_bus *bus, struct device *dev,
Takashi Iwai14752412015-04-14 12:15:47 +0200287 const struct hdac_bus_ops *ops,
288 const struct hdac_io_ops *io_ops);
Takashi Iwaid068ebc2015-03-02 23:22:59 +0100289void snd_hdac_bus_exit(struct hdac_bus *bus);
290int snd_hdac_bus_exec_verb(struct hdac_bus *bus, unsigned int addr,
291 unsigned int cmd, unsigned int *res);
292int snd_hdac_bus_exec_verb_unlocked(struct hdac_bus *bus, unsigned int addr,
293 unsigned int cmd, unsigned int *res);
294void snd_hdac_bus_queue_event(struct hdac_bus *bus, u32 res, u32 res_ex);
295
296int snd_hdac_bus_add_device(struct hdac_bus *bus, struct hdac_device *codec);
297void snd_hdac_bus_remove_device(struct hdac_bus *bus,
298 struct hdac_device *codec);
299
Takashi Iwai7639a062015-03-03 10:07:24 +0100300static inline void snd_hdac_codec_link_up(struct hdac_device *codec)
301{
302 set_bit(codec->addr, &codec->bus->codec_powered);
303}
304
305static inline void snd_hdac_codec_link_down(struct hdac_device *codec)
306{
307 clear_bit(codec->addr, &codec->bus->codec_powered);
308}
309
Takashi Iwai14752412015-04-14 12:15:47 +0200310int snd_hdac_bus_send_cmd(struct hdac_bus *bus, unsigned int val);
311int snd_hdac_bus_get_response(struct hdac_bus *bus, unsigned int addr,
312 unsigned int *res);
313
314bool snd_hdac_bus_init_chip(struct hdac_bus *bus, bool full_reset);
315void snd_hdac_bus_stop_chip(struct hdac_bus *bus);
316void snd_hdac_bus_init_cmd_io(struct hdac_bus *bus);
317void snd_hdac_bus_stop_cmd_io(struct hdac_bus *bus);
318void snd_hdac_bus_enter_link_reset(struct hdac_bus *bus);
319void snd_hdac_bus_exit_link_reset(struct hdac_bus *bus);
320
321void snd_hdac_bus_update_rirb(struct hdac_bus *bus);
322void snd_hdac_bus_handle_stream_irq(struct hdac_bus *bus, unsigned int status,
323 void (*ack)(struct hdac_bus *,
324 struct hdac_stream *));
325
Jeeja KP304dad32015-04-12 18:06:13 +0530326int snd_hdac_bus_alloc_stream_pages(struct hdac_bus *bus);
327void snd_hdac_bus_free_stream_pages(struct hdac_bus *bus);
328
Takashi Iwai14752412015-04-14 12:15:47 +0200329/*
330 * macros for easy use
331 */
332#define _snd_hdac_chip_write(type, chip, reg, value) \
333 ((chip)->io_ops->reg_write ## type(value, (chip)->remap_addr + (reg)))
334#define _snd_hdac_chip_read(type, chip, reg) \
335 ((chip)->io_ops->reg_read ## type((chip)->remap_addr + (reg)))
336
337/* read/write a register, pass without AZX_REG_ prefix */
338#define snd_hdac_chip_writel(chip, reg, value) \
339 _snd_hdac_chip_write(l, chip, AZX_REG_ ## reg, value)
340#define snd_hdac_chip_writew(chip, reg, value) \
341 _snd_hdac_chip_write(w, chip, AZX_REG_ ## reg, value)
342#define snd_hdac_chip_writeb(chip, reg, value) \
343 _snd_hdac_chip_write(b, chip, AZX_REG_ ## reg, value)
344#define snd_hdac_chip_readl(chip, reg) \
345 _snd_hdac_chip_read(l, chip, AZX_REG_ ## reg)
346#define snd_hdac_chip_readw(chip, reg) \
347 _snd_hdac_chip_read(w, chip, AZX_REG_ ## reg)
348#define snd_hdac_chip_readb(chip, reg) \
349 _snd_hdac_chip_read(b, chip, AZX_REG_ ## reg)
350
351/* update a register, pass without AZX_REG_ prefix */
352#define snd_hdac_chip_updatel(chip, reg, mask, val) \
353 snd_hdac_chip_writel(chip, reg, \
354 (snd_hdac_chip_readl(chip, reg) & ~(mask)) | (val))
355#define snd_hdac_chip_updatew(chip, reg, mask, val) \
356 snd_hdac_chip_writew(chip, reg, \
357 (snd_hdac_chip_readw(chip, reg) & ~(mask)) | (val))
358#define snd_hdac_chip_updateb(chip, reg, mask, val) \
359 snd_hdac_chip_writeb(chip, reg, \
360 (snd_hdac_chip_readb(chip, reg) & ~(mask)) | (val))
361
362/*
363 * HD-audio stream
364 */
365struct hdac_stream {
366 struct hdac_bus *bus;
367 struct snd_dma_buffer bdl; /* BDL buffer */
368 __le32 *posbuf; /* position buffer pointer */
369 int direction; /* playback / capture (SNDRV_PCM_STREAM_*) */
370
371 unsigned int bufsize; /* size of the play buffer in bytes */
372 unsigned int period_bytes; /* size of the period in bytes */
373 unsigned int frags; /* number for period in the play buffer */
374 unsigned int fifo_size; /* FIFO size */
375
376 void __iomem *sd_addr; /* stream descriptor pointer */
377
378 u32 sd_int_sta_mask; /* stream int status mask */
379
380 /* pcm support */
381 struct snd_pcm_substream *substream; /* assigned substream,
382 * set in PCM open
383 */
384 unsigned int format_val; /* format value to be set in the
385 * controller and the codec
386 */
387 unsigned char stream_tag; /* assigned stream */
388 unsigned char index; /* stream index */
389 int assigned_key; /* last device# key assigned to */
390
391 bool opened:1;
392 bool running:1;
Takashi Iwai6d23c8f2015-04-17 13:34:30 +0200393 bool prepared:1;
Takashi Iwai14752412015-04-14 12:15:47 +0200394 bool no_period_wakeup:1;
Takashi Iwai8f3f6002015-04-14 12:53:28 +0200395 bool locked:1;
Takashi Iwai14752412015-04-14 12:15:47 +0200396
397 /* timestamp */
398 unsigned long start_wallclk; /* start + minimum wallclk */
399 unsigned long period_wallclk; /* wallclk for period */
400 struct timecounter tc;
401 struct cyclecounter cc;
402 int delay_negative_threshold;
403
404 struct list_head list;
Takashi Iwai8f3f6002015-04-14 12:53:28 +0200405#ifdef CONFIG_SND_HDA_DSP_LOADER
406 /* DSP access mutex */
407 struct mutex dsp_mutex;
408#endif
Takashi Iwai14752412015-04-14 12:15:47 +0200409};
410
411void snd_hdac_stream_init(struct hdac_bus *bus, struct hdac_stream *azx_dev,
412 int idx, int direction, int tag);
413struct hdac_stream *snd_hdac_stream_assign(struct hdac_bus *bus,
414 struct snd_pcm_substream *substream);
415void snd_hdac_stream_release(struct hdac_stream *azx_dev);
416
417int snd_hdac_stream_setup(struct hdac_stream *azx_dev);
418void snd_hdac_stream_cleanup(struct hdac_stream *azx_dev);
419int snd_hdac_stream_setup_periods(struct hdac_stream *azx_dev);
420void snd_hdac_stream_start(struct hdac_stream *azx_dev, bool fresh_start);
421void snd_hdac_stream_clear(struct hdac_stream *azx_dev);
422void snd_hdac_stream_stop(struct hdac_stream *azx_dev);
423void snd_hdac_stream_reset(struct hdac_stream *azx_dev);
424void snd_hdac_stream_sync_trigger(struct hdac_stream *azx_dev, bool set,
425 unsigned int streams, unsigned int reg);
426void snd_hdac_stream_sync(struct hdac_stream *azx_dev, bool start,
427 unsigned int streams);
428void snd_hdac_stream_timecounter_init(struct hdac_stream *azx_dev,
429 unsigned int streams);
430/*
431 * macros for easy use
432 */
433#define _snd_hdac_stream_write(type, dev, reg, value) \
434 ((dev)->bus->io_ops->reg_write ## type(value, (dev)->sd_addr + (reg)))
435#define _snd_hdac_stream_read(type, dev, reg) \
436 ((dev)->bus->io_ops->reg_read ## type((dev)->sd_addr + (reg)))
437
438/* read/write a register, pass without AZX_REG_ prefix */
439#define snd_hdac_stream_writel(dev, reg, value) \
440 _snd_hdac_stream_write(l, dev, AZX_REG_ ## reg, value)
441#define snd_hdac_stream_writew(dev, reg, value) \
442 _snd_hdac_stream_write(w, dev, AZX_REG_ ## reg, value)
443#define snd_hdac_stream_writeb(dev, reg, value) \
444 _snd_hdac_stream_write(b, dev, AZX_REG_ ## reg, value)
445#define snd_hdac_stream_readl(dev, reg) \
446 _snd_hdac_stream_read(l, dev, AZX_REG_ ## reg)
447#define snd_hdac_stream_readw(dev, reg) \
448 _snd_hdac_stream_read(w, dev, AZX_REG_ ## reg)
449#define snd_hdac_stream_readb(dev, reg) \
450 _snd_hdac_stream_read(b, dev, AZX_REG_ ## reg)
451
452/* update a register, pass without AZX_REG_ prefix */
453#define snd_hdac_stream_updatel(dev, reg, mask, val) \
454 snd_hdac_stream_writel(dev, reg, \
455 (snd_hdac_stream_readl(dev, reg) & \
456 ~(mask)) | (val))
457#define snd_hdac_stream_updatew(dev, reg, mask, val) \
458 snd_hdac_stream_writew(dev, reg, \
459 (snd_hdac_stream_readw(dev, reg) & \
460 ~(mask)) | (val))
461#define snd_hdac_stream_updateb(dev, reg, mask, val) \
462 snd_hdac_stream_writeb(dev, reg, \
463 (snd_hdac_stream_readb(dev, reg) & \
464 ~(mask)) | (val))
465
Takashi Iwai8f3f6002015-04-14 12:53:28 +0200466#ifdef CONFIG_SND_HDA_DSP_LOADER
467/* DSP lock helpers */
468#define snd_hdac_dsp_lock_init(dev) mutex_init(&(dev)->dsp_mutex)
469#define snd_hdac_dsp_lock(dev) mutex_lock(&(dev)->dsp_mutex)
470#define snd_hdac_dsp_unlock(dev) mutex_unlock(&(dev)->dsp_mutex)
471#define snd_hdac_stream_is_locked(dev) ((dev)->locked)
472/* DSP loader helpers */
473int snd_hdac_dsp_prepare(struct hdac_stream *azx_dev, unsigned int format,
474 unsigned int byte_size, struct snd_dma_buffer *bufp);
475void snd_hdac_dsp_trigger(struct hdac_stream *azx_dev, bool start);
476void snd_hdac_dsp_cleanup(struct hdac_stream *azx_dev,
477 struct snd_dma_buffer *dmab);
478#else /* CONFIG_SND_HDA_DSP_LOADER */
479#define snd_hdac_dsp_lock_init(dev) do {} while (0)
480#define snd_hdac_dsp_lock(dev) do {} while (0)
481#define snd_hdac_dsp_unlock(dev) do {} while (0)
482#define snd_hdac_stream_is_locked(dev) 0
483
484static inline int
485snd_hdac_dsp_prepare(struct hdac_stream *azx_dev, unsigned int format,
486 unsigned int byte_size, struct snd_dma_buffer *bufp)
487{
488 return 0;
489}
490
491static inline void snd_hdac_dsp_trigger(struct hdac_stream *azx_dev, bool start)
492{
493}
494
495static inline void snd_hdac_dsp_cleanup(struct hdac_stream *azx_dev,
496 struct snd_dma_buffer *dmab)
497{
498}
499#endif /* CONFIG_SND_HDA_DSP_LOADER */
500
501
Takashi Iwai71fc4c72015-03-03 17:33:10 +0100502/*
503 * generic array helpers
504 */
505void *snd_array_new(struct snd_array *array);
506void snd_array_free(struct snd_array *array);
507static inline void snd_array_init(struct snd_array *array, unsigned int size,
508 unsigned int align)
509{
510 array->elem_size = size;
511 array->alloc_align = align;
512}
513
514static inline void *snd_array_elem(struct snd_array *array, unsigned int idx)
515{
516 return array->list + idx * array->elem_size;
517}
518
519static inline unsigned int snd_array_index(struct snd_array *array, void *ptr)
520{
521 return (unsigned long)(ptr - array->list) / array->elem_size;
522}
523
Takashi Iwaie3d280f2015-02-17 21:46:37 +0100524#endif /* __SOUND_HDAUDIO_H */