blob: b9b7064a2be82bd963bfb77807a79890afe2a280 [file] [log] [blame]
Hans Verkuil1c1e45d2008-04-28 20:24:33 -03001/*
2 * cx18 I2C functions
3 *
4 * Derived from ivtv-i2c.c
5 *
6 * Copyright (C) 2007 Hans Verkuil <hverkuil@xs4all.nl>
Andy Walls1ed9dcc2008-11-22 01:37:34 -03007 * Copyright (C) 2008 Andy Walls <awalls@radix.net>
Hans Verkuil1c1e45d2008-04-28 20:24:33 -03008 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
22 * 02111-1307 USA
23 */
24
25#include "cx18-driver.h"
Andy Wallsb1526422008-08-30 16:03:44 -030026#include "cx18-io.h"
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030027#include "cx18-cards.h"
28#include "cx18-gpio.h"
Adrian Bunk50510992008-05-05 18:25:22 -030029#include "cx18-i2c.h"
Andy Wallsced07372008-11-02 10:59:04 -030030#include "cx18-irq.h"
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030031
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030032#define CX18_REG_I2C_1_WR 0xf15000
33#define CX18_REG_I2C_1_RD 0xf15008
34#define CX18_REG_I2C_2_WR 0xf25100
35#define CX18_REG_I2C_2_RD 0xf25108
36
37#define SETSCL_BIT 0x0001
38#define SETSDL_BIT 0x0002
39#define GETSCL_BIT 0x0004
40#define GETSDL_BIT 0x0008
41
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030042#define CX18_CS5345_I2C_ADDR 0x4c
43
44/* This array should match the CX18_HW_ defines */
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030045static const u8 hw_addrs[] = {
Andy Wallsff2a2002009-02-20 23:52:13 -030046 0, /* CX18_HW_TUNER */
47 0, /* CX18_HW_TVEEPROM */
48 CX18_CS5345_I2C_ADDR, /* CX18_HW_CS5345 */
49 0, /* CX18_HW_DVB */
50 0, /* CX18_HW_418_AV */
Andy Wallseefe1012009-02-21 18:42:49 -030051 0, /* CX18_HW_GPIO_MUX */
52 0, /* CX18_HW_GPIO_RESET_CTRL */
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030053};
54
55/* This array should match the CX18_HW_ defines */
56/* This might well become a card-specific array */
57static const u8 hw_bus[] = {
Andy Wallsff2a2002009-02-20 23:52:13 -030058 1, /* CX18_HW_TUNER */
59 0, /* CX18_HW_TVEEPROM */
60 0, /* CX18_HW_CS5345 */
61 0, /* CX18_HW_DVB */
62 0, /* CX18_HW_418_AV */
Andy Wallseefe1012009-02-21 18:42:49 -030063 0, /* CX18_HW_GPIO_MUX */
64 0, /* CX18_HW_GPIO_RESET_CTRL */
Andy Wallsff2a2002009-02-20 23:52:13 -030065};
66
67/* This array should match the CX18_HW_ defines */
68static const char * const hw_modules[] = {
69 "tuner", /* CX18_HW_TUNER */
70 NULL, /* CX18_HW_TVEEPROM */
71 "cs5345", /* CX18_HW_CS5345 */
72 NULL, /* CX18_HW_DVB */
73 NULL, /* CX18_HW_418_AV */
Andy Wallseefe1012009-02-21 18:42:49 -030074 NULL, /* CX18_HW_GPIO_MUX */
75 NULL, /* CX18_HW_GPIO_RESET_CTRL */
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030076};
77
78/* This array should match the CX18_HW_ defines */
Jean Delvareaf294862008-05-18 20:49:40 +020079static const char * const hw_devicenames[] = {
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030080 "tuner",
81 "tveeprom",
82 "cs5345",
Andy Wallsff2a2002009-02-20 23:52:13 -030083 "cx23418_DTV",
84 "cx23418_AV",
Andy Wallseefe1012009-02-21 18:42:49 -030085 "gpio_mux",
86 "gpio_reset_ctrl",
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030087};
88
89int cx18_i2c_register(struct cx18 *cx, unsigned idx)
90{
Andy Wallsff2a2002009-02-20 23:52:13 -030091 struct v4l2_subdev *sd;
92 int bus = hw_bus[idx];
93 struct i2c_adapter *adap = &cx->i2c_adap[bus];
94 const char *mod = hw_modules[idx];
95 const char *type = hw_devicenames[idx];
96 u32 hw = 1 << idx;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030097
Andy Wallsff2a2002009-02-20 23:52:13 -030098 if (idx >= ARRAY_SIZE(hw_addrs))
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030099 return -1;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300100
Andy Wallsff2a2002009-02-20 23:52:13 -0300101 if (hw == CX18_HW_TUNER) {
102 /* special tuner group handling */
Hans Verkuile6574f22009-04-01 03:57:53 -0300103 sd = v4l2_i2c_new_probed_subdev(&cx->v4l2_dev,
104 adap, mod, type, cx->card_i2c->radio);
Andy Wallsff2a2002009-02-20 23:52:13 -0300105 if (sd != NULL)
106 sd->grp_id = hw;
Hans Verkuile6574f22009-04-01 03:57:53 -0300107 sd = v4l2_i2c_new_probed_subdev(&cx->v4l2_dev,
108 adap, mod, type, cx->card_i2c->demod);
Andy Wallsff2a2002009-02-20 23:52:13 -0300109 if (sd != NULL)
110 sd->grp_id = hw;
Hans Verkuile6574f22009-04-01 03:57:53 -0300111 sd = v4l2_i2c_new_probed_subdev(&cx->v4l2_dev,
112 adap, mod, type, cx->card_i2c->tv);
Andy Wallsff2a2002009-02-20 23:52:13 -0300113 if (sd != NULL)
114 sd->grp_id = hw;
115 return sd != NULL ? 0 : -1;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300116 }
117
Andy Wallsff2a2002009-02-20 23:52:13 -0300118 /* Is it not an I2C device or one we do not wish to register? */
119 if (!hw_addrs[idx])
120 return -1;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300121
Andy Wallsff2a2002009-02-20 23:52:13 -0300122 /* It's an I2C device other than an analog tuner */
Hans Verkuile6574f22009-04-01 03:57:53 -0300123 sd = v4l2_i2c_new_subdev(&cx->v4l2_dev, adap, mod, type, hw_addrs[idx]);
Andy Wallsff2a2002009-02-20 23:52:13 -0300124 if (sd != NULL)
125 sd->grp_id = hw;
126 return sd != NULL ? 0 : -1;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300127}
128
Andy Wallsff2a2002009-02-20 23:52:13 -0300129/* Find the first member of the subdev group id in hw */
130struct v4l2_subdev *cx18_find_hw(struct cx18 *cx, u32 hw)
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300131{
Andy Wallsff2a2002009-02-20 23:52:13 -0300132 struct v4l2_subdev *result = NULL;
133 struct v4l2_subdev *sd;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300134
Andy Wallsff2a2002009-02-20 23:52:13 -0300135 spin_lock(&cx->v4l2_dev.lock);
136 v4l2_device_for_each_subdev(sd, &cx->v4l2_dev) {
137 if (sd->grp_id == hw) {
138 result = sd;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300139 break;
140 }
141 }
Andy Wallsff2a2002009-02-20 23:52:13 -0300142 spin_unlock(&cx->v4l2_dev.lock);
143 return result;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300144}
145
146static void cx18_setscl(void *data, int state)
147{
148 struct cx18 *cx = ((struct cx18_i2c_algo_callback_data *)data)->cx;
149 int bus_index = ((struct cx18_i2c_algo_callback_data *)data)->bus_index;
150 u32 addr = bus_index ? CX18_REG_I2C_2_WR : CX18_REG_I2C_1_WR;
Andy Wallsb1526422008-08-30 16:03:44 -0300151 u32 r = cx18_read_reg(cx, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300152
153 if (state)
Andy Walls3f75c612008-11-16 23:33:41 -0300154 cx18_write_reg(cx, r | SETSCL_BIT, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300155 else
Andy Walls3f75c612008-11-16 23:33:41 -0300156 cx18_write_reg(cx, r & ~SETSCL_BIT, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300157}
158
159static void cx18_setsda(void *data, int state)
160{
161 struct cx18 *cx = ((struct cx18_i2c_algo_callback_data *)data)->cx;
162 int bus_index = ((struct cx18_i2c_algo_callback_data *)data)->bus_index;
163 u32 addr = bus_index ? CX18_REG_I2C_2_WR : CX18_REG_I2C_1_WR;
Andy Wallsb1526422008-08-30 16:03:44 -0300164 u32 r = cx18_read_reg(cx, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300165
166 if (state)
Andy Walls3f75c612008-11-16 23:33:41 -0300167 cx18_write_reg(cx, r | SETSDL_BIT, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300168 else
Andy Walls3f75c612008-11-16 23:33:41 -0300169 cx18_write_reg(cx, r & ~SETSDL_BIT, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300170}
171
172static int cx18_getscl(void *data)
173{
174 struct cx18 *cx = ((struct cx18_i2c_algo_callback_data *)data)->cx;
175 int bus_index = ((struct cx18_i2c_algo_callback_data *)data)->bus_index;
176 u32 addr = bus_index ? CX18_REG_I2C_2_RD : CX18_REG_I2C_1_RD;
177
Andy Wallsb1526422008-08-30 16:03:44 -0300178 return cx18_read_reg(cx, addr) & GETSCL_BIT;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300179}
180
181static int cx18_getsda(void *data)
182{
183 struct cx18 *cx = ((struct cx18_i2c_algo_callback_data *)data)->cx;
184 int bus_index = ((struct cx18_i2c_algo_callback_data *)data)->bus_index;
185 u32 addr = bus_index ? CX18_REG_I2C_2_RD : CX18_REG_I2C_1_RD;
186
Andy Wallsb1526422008-08-30 16:03:44 -0300187 return cx18_read_reg(cx, addr) & GETSDL_BIT;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300188}
189
190/* template for i2c-bit-algo */
191static struct i2c_adapter cx18_i2c_adap_template = {
192 .name = "cx18 i2c driver",
193 .id = I2C_HW_B_CX2341X,
194 .algo = NULL, /* set by i2c-algo-bit */
195 .algo_data = NULL, /* filled from template */
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300196 .owner = THIS_MODULE,
197};
198
199#define CX18_SCL_PERIOD (10) /* usecs. 10 usec is period for a 100 KHz clock */
200#define CX18_ALGO_BIT_TIMEOUT (2) /* seconds */
201
202static struct i2c_algo_bit_data cx18_i2c_algo_template = {
203 .setsda = cx18_setsda,
204 .setscl = cx18_setscl,
205 .getsda = cx18_getsda,
206 .getscl = cx18_getscl,
207 .udelay = CX18_SCL_PERIOD/2, /* 1/2 clock period in usec*/
208 .timeout = CX18_ALGO_BIT_TIMEOUT*HZ /* jiffies */
209};
210
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300211/* init + register i2c algo-bit adapter */
212int init_cx18_i2c(struct cx18 *cx)
213{
214 int i;
215 CX18_DEBUG_I2C("i2c init\n");
216
217 for (i = 0; i < 2; i++) {
Andy Wallsff2a2002009-02-20 23:52:13 -0300218 /* Setup algorithm for adapter */
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300219 memcpy(&cx->i2c_algo[i], &cx18_i2c_algo_template,
220 sizeof(struct i2c_algo_bit_data));
221 cx->i2c_algo_cb_data[i].cx = cx;
222 cx->i2c_algo_cb_data[i].bus_index = i;
223 cx->i2c_algo[i].data = &cx->i2c_algo_cb_data[i];
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300224
Andy Wallsff2a2002009-02-20 23:52:13 -0300225 /* Setup adapter */
226 memcpy(&cx->i2c_adap[i], &cx18_i2c_adap_template,
227 sizeof(struct i2c_adapter));
228 cx->i2c_adap[i].algo_data = &cx->i2c_algo[i];
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300229 sprintf(cx->i2c_adap[i].name + strlen(cx->i2c_adap[i].name),
Andy Walls5811cf92009-02-14 17:08:37 -0300230 " #%d-%d", cx->instance, i);
Andy Wallsff2a2002009-02-20 23:52:13 -0300231 i2c_set_adapdata(&cx->i2c_adap[i], &cx->v4l2_dev);
Andy Walls3d059132009-01-10 21:54:39 -0300232 cx->i2c_adap[i].dev.parent = &cx->pci_dev->dev;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300233 }
234
Andy Wallsb1526422008-08-30 16:03:44 -0300235 if (cx18_read_reg(cx, CX18_REG_I2C_2_WR) != 0x0003c02f) {
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300236 /* Reset/Unreset I2C hardware block */
Andy Wallsb1526422008-08-30 16:03:44 -0300237 /* Clock select 220MHz */
Andy Wallsced07372008-11-02 10:59:04 -0300238 cx18_write_reg_expect(cx, 0x10000000, 0xc71004,
239 0x00000000, 0x10001000);
Andy Wallsb1526422008-08-30 16:03:44 -0300240 /* Clock Enable */
Andy Wallsced07372008-11-02 10:59:04 -0300241 cx18_write_reg_expect(cx, 0x10001000, 0xc71024,
242 0x00001000, 0x10001000);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300243 }
244 /* courtesy of Steven Toth <stoth@hauppauge.com> */
Andy Wallsced07372008-11-02 10:59:04 -0300245 cx18_write_reg_expect(cx, 0x00c00000, 0xc7001c, 0x00000000, 0x00c000c0);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300246 mdelay(10);
Andy Wallsced07372008-11-02 10:59:04 -0300247 cx18_write_reg_expect(cx, 0x00c000c0, 0xc7001c, 0x000000c0, 0x00c000c0);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300248 mdelay(10);
Andy Wallsced07372008-11-02 10:59:04 -0300249 cx18_write_reg_expect(cx, 0x00c00000, 0xc7001c, 0x00000000, 0x00c000c0);
Andy Walls53ad02e2008-07-06 19:36:52 -0300250 mdelay(10);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300251
Andy Wallsb1526422008-08-30 16:03:44 -0300252 /* Set to edge-triggered intrs. */
Andy Wallsced07372008-11-02 10:59:04 -0300253 cx18_write_reg(cx, 0x00c00000, 0xc730c8);
Andy Wallsb1526422008-08-30 16:03:44 -0300254 /* Clear any stale intrs */
Andy Wallsced07372008-11-02 10:59:04 -0300255 cx18_write_reg_expect(cx, HW2_I2C1_INT|HW2_I2C2_INT, HW2_INT_CLR_STATUS,
256 ~(HW2_I2C1_INT|HW2_I2C2_INT), HW2_I2C1_INT|HW2_I2C2_INT);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300257
258 /* Hw I2C1 Clock Freq ~100kHz */
Andy Walls3f75c612008-11-16 23:33:41 -0300259 cx18_write_reg(cx, 0x00021c0f & ~4, CX18_REG_I2C_1_WR);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300260 cx18_setscl(&cx->i2c_algo_cb_data[0], 1);
261 cx18_setsda(&cx->i2c_algo_cb_data[0], 1);
262
263 /* Hw I2C2 Clock Freq ~100kHz */
Andy Walls3f75c612008-11-16 23:33:41 -0300264 cx18_write_reg(cx, 0x00021c0f & ~4, CX18_REG_I2C_2_WR);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300265 cx18_setscl(&cx->i2c_algo_cb_data[1], 1);
266 cx18_setsda(&cx->i2c_algo_cb_data[1], 1);
267
Andy Wallseefe1012009-02-21 18:42:49 -0300268 cx18_call_hw(cx, CX18_HW_GPIO_RESET_CTRL,
269 core, reset, (u32) CX18_GPIO_RESET_I2C);
Andy Walls1f09e8a2008-06-22 01:27:00 -0300270
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300271 return i2c_bit_add_bus(&cx->i2c_adap[0]) ||
272 i2c_bit_add_bus(&cx->i2c_adap[1]);
273}
274
275void exit_cx18_i2c(struct cx18 *cx)
276{
277 int i;
278 CX18_DEBUG_I2C("i2c exit\n");
Andy Wallsb1526422008-08-30 16:03:44 -0300279 cx18_write_reg(cx, cx18_read_reg(cx, CX18_REG_I2C_1_WR) | 4,
280 CX18_REG_I2C_1_WR);
281 cx18_write_reg(cx, cx18_read_reg(cx, CX18_REG_I2C_2_WR) | 4,
282 CX18_REG_I2C_2_WR);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300283
284 for (i = 0; i < 2; i++) {
285 i2c_del_adapter(&cx->i2c_adap[i]);
286 }
287}
288
289/*
290 Hauppauge HVR1600 should have:
291 32 cx24227
292 98 unknown
293 a0 eeprom
294 c2 tuner
295 e? zilog ir
296 */