blob: 04a3a1eee22e5f42dceb21e8a1b054c3565078cf [file] [log] [blame]
Wenyou Yang7150bc92016-06-08 12:15:10 +08001/*
2 * Header file for the Atmel DDR/SDR SDRAM Controller
3 *
4 * Copyright (C) 2016 Atmel Corporation
5 *
6 * Author: Wenyou Yang <wenyou.yang@atmel.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 */
13#ifndef __AT91_SFR_H__
14#define __AT91_SFR_H__
15
16#define SFR_DDRCFG 0x04 /* DDR Configuration Register */
17/* 0x08 ~ 0x0c: Reserved */
18#define SFR_OHCIICR 0x10 /* OHCI Interrupt Configuration Register */
19#define SFR_OHCIISR 0x14 /* OHCI Interrupt Status Register */
20
21#define SFR_OHCIICR_SUSPEND_A BIT(8)
22#define SFR_OHCIICR_SUSPEND_B BIT(9)
23#define SFR_OHCIICR_SUSPEND_C BIT(10)
24
25#define SFR_OHCIICR_USB_SUSPEND (SFR_OHCIICR_SUSPEND_A | \
26 SFR_OHCIICR_SUSPEND_B | \
27 SFR_OHCIICR_SUSPEND_C)
28
29#endif