blob: 3d2220498abc2db2d98378c94a3309c71e91ccee [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
Russell King4baa9922008-08-02 10:55:55 +01002 * arch/arm/include/asm/domain.h
Linus Torvalds1da177e2005-04-16 15:20:36 -07003 *
4 * Copyright (C) 1999 Russell King.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10#ifndef __ASM_PROC_DOMAIN_H
11#define __ASM_PROC_DOMAIN_H
12
David Howells9f97da72012-03-28 18:30:01 +010013#ifndef __ASSEMBLY__
14#include <asm/barrier.h>
15#endif
16
Linus Torvalds1da177e2005-04-16 15:20:36 -070017/*
18 * Domain numbers
19 *
20 * DOMAIN_IO - domain 2 includes all IO only
21 * DOMAIN_USER - domain 1 includes all user memory only
22 * DOMAIN_KERNEL - domain 0 includes all kernel memory only
Lennert Buytenhek23bdf862006-03-28 21:00:40 +010023 *
24 * The domain numbering depends on whether we support 36 physical
25 * address for I/O or not. Addresses above the 32 bit boundary can
26 * only be mapped using supersections and supersections can only
27 * be set for domain 0. We could just default to DOMAIN_IO as zero,
28 * but there may be systems with supersection support and no 36-bit
29 * addressing. In such cases, we want to map system memory with
30 * supersections to reduce TLB misses and footprint.
31 *
32 * 36-bit addressing and supersections are only available on
33 * CPUs based on ARMv6+ or the Intel XSC3 core.
Linus Torvalds1da177e2005-04-16 15:20:36 -070034 */
Lennert Buytenhek23bdf862006-03-28 21:00:40 +010035#ifndef CONFIG_IO_36
Linus Torvalds1da177e2005-04-16 15:20:36 -070036#define DOMAIN_KERNEL 0
37#define DOMAIN_TABLE 0
38#define DOMAIN_USER 1
39#define DOMAIN_IO 2
Lennert Buytenhek23bdf862006-03-28 21:00:40 +010040#else
41#define DOMAIN_KERNEL 2
42#define DOMAIN_TABLE 2
43#define DOMAIN_USER 1
44#define DOMAIN_IO 0
45#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070046
47/*
48 * Domain types
49 */
50#define DOMAIN_NOACCESS 0
51#define DOMAIN_CLIENT 1
Catalin Marinas247055a2010-09-13 16:03:21 +010052#ifdef CONFIG_CPU_USE_DOMAINS
Linus Torvalds1da177e2005-04-16 15:20:36 -070053#define DOMAIN_MANAGER 3
Catalin Marinas247055a2010-09-13 16:03:21 +010054#else
55#define DOMAIN_MANAGER 1
56#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070057
58#define domain_val(dom,type) ((type) << (2*(dom)))
59
60#ifndef __ASSEMBLY__
Russell King002547b2006-06-20 20:46:52 +010061
Catalin Marinas247055a2010-09-13 16:03:21 +010062#ifdef CONFIG_CPU_USE_DOMAINS
Linus Torvalds1da177e2005-04-16 15:20:36 -070063#define set_domain(x) \
64 do { \
65 __asm__ __volatile__( \
66 "mcr p15, 0, %0, c3, c0 @ set domain" \
67 : : "r" (x)); \
Catalin Marinas620879c2007-02-05 14:47:46 +010068 isb(); \
Linus Torvalds1da177e2005-04-16 15:20:36 -070069 } while (0)
70
71#define modify_domain(dom,type) \
72 do { \
73 struct thread_info *thread = current_thread_info(); \
74 unsigned int domain = thread->cpu_domain; \
75 domain &= ~domain_val(dom, DOMAIN_MANAGER); \
76 thread->cpu_domain = domain | domain_val(dom, type); \
77 set_domain(thread->cpu_domain); \
78 } while (0)
79
Russell King002547b2006-06-20 20:46:52 +010080#else
81#define set_domain(x) do { } while (0)
82#define modify_domain(dom,type) do { } while (0)
83#endif
84
Catalin Marinas247055a2010-09-13 16:03:21 +010085/*
86 * Generate the T (user) versions of the LDR/STR and related
87 * instructions (inline assembly)
88 */
89#ifdef CONFIG_CPU_USE_DOMAINS
Catalin Marinas4e7682d2012-01-25 11:38:13 +010090#define TUSER(instr) #instr "t"
Catalin Marinas247055a2010-09-13 16:03:21 +010091#else
Catalin Marinas4e7682d2012-01-25 11:38:13 +010092#define TUSER(instr) #instr
Linus Torvalds1da177e2005-04-16 15:20:36 -070093#endif
Catalin Marinas247055a2010-09-13 16:03:21 +010094
95#else /* __ASSEMBLY__ */
96
97/*
98 * Generate the T (user) versions of the LDR/STR and related
99 * instructions
100 */
101#ifdef CONFIG_CPU_USE_DOMAINS
Catalin Marinas4e7682d2012-01-25 11:38:13 +0100102#define TUSER(instr) instr ## t
Catalin Marinas247055a2010-09-13 16:03:21 +0100103#else
Catalin Marinas4e7682d2012-01-25 11:38:13 +0100104#define TUSER(instr) instr
Catalin Marinas247055a2010-09-13 16:03:21 +0100105#endif
106
107#endif /* __ASSEMBLY__ */
108
109#endif /* !__ASM_PROC_DOMAIN_H */