blob: 7be54690aeec0f38be6bb2738a8a7df8a243021d [file] [log] [blame]
Mikael Petterssone589ed22008-08-20 09:36:07 +01001#ifndef _ASM_ARM_FUTEX_H
2#define _ASM_ARM_FUTEX_H
3
4#ifdef __KERNEL__
5
Will Deaconc1b0db52011-04-28 18:43:01 +01006#if defined(CONFIG_CPU_USE_DOMAINS) && defined(CONFIG_SMP)
7/* ARM doesn't provide unprivileged exclusive memory accessors */
8#include <asm-generic/futex.h>
9#else
10
11#include <linux/futex.h>
12#include <linux/uaccess.h>
13#include <asm/errno.h>
14
15#define __futex_atomic_ex_table(err_reg) \
16 "3:\n" \
17 " .pushsection __ex_table,\"a\"\n" \
18 " .align 3\n" \
19 " .long 1b, 4f, 2b, 4f\n" \
20 " .popsection\n" \
21 " .pushsection .fixup,\"ax\"\n" \
22 "4: mov %0, " err_reg "\n" \
23 " b 3b\n" \
24 " .popsection"
25
Mikael Petterssone589ed22008-08-20 09:36:07 +010026#ifdef CONFIG_SMP
Jakub Jelinek4732efb2005-09-06 15:16:25 -070027
Will Deacondf77abc2011-09-23 14:34:12 +010028#define __futex_atomic_op(insn, ret, oldval, tmp, uaddr, oparg) \
Will Deaconc1b0db52011-04-28 18:43:01 +010029 smp_mb(); \
30 __asm__ __volatile__( \
Will Deacondf77abc2011-09-23 14:34:12 +010031 "1: ldrex %1, [%3]\n" \
Will Deaconc1b0db52011-04-28 18:43:01 +010032 " " insn "\n" \
Will Deacondf77abc2011-09-23 14:34:12 +010033 "2: strex %2, %0, [%3]\n" \
34 " teq %2, #0\n" \
Will Deaconc1b0db52011-04-28 18:43:01 +010035 " bne 1b\n" \
36 " mov %0, #0\n" \
Will Deacondf77abc2011-09-23 14:34:12 +010037 __futex_atomic_ex_table("%5") \
38 : "=&r" (ret), "=&r" (oldval), "=&r" (tmp) \
Will Deaconc1b0db52011-04-28 18:43:01 +010039 : "r" (uaddr), "r" (oparg), "Ir" (-EFAULT) \
40 : "cc", "memory")
41
42static inline int
43futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,
44 u32 oldval, u32 newval)
45{
46 int ret;
47 u32 val;
48
49 if (!access_ok(VERIFY_WRITE, uaddr, sizeof(u32)))
50 return -EFAULT;
51
52 smp_mb();
53 __asm__ __volatile__("@futex_atomic_cmpxchg_inatomic\n"
54 "1: ldrex %1, [%4]\n"
55 " teq %1, %2\n"
56 " ite eq @ explicit IT needed for the 2b label\n"
57 "2: strexeq %0, %3, [%4]\n"
58 " movne %0, #0\n"
59 " teq %0, #0\n"
60 " bne 1b\n"
61 __futex_atomic_ex_table("%5")
62 : "=&r" (ret), "=&r" (val)
63 : "r" (oldval), "r" (newval), "r" (uaddr), "Ir" (-EFAULT)
64 : "cc", "memory");
65 smp_mb();
66
67 *uval = val;
68 return ret;
69}
Jakub Jelinek4732efb2005-09-06 15:16:25 -070070
Mikael Petterssone589ed22008-08-20 09:36:07 +010071#else /* !SMP, we can work around lack of atomic ops by disabling preemption */
72
Mikael Petterssone589ed22008-08-20 09:36:07 +010073#include <linux/preempt.h>
Catalin Marinas247055a2010-09-13 16:03:21 +010074#include <asm/domain.h>
Mikael Petterssone589ed22008-08-20 09:36:07 +010075
Will Deacondf77abc2011-09-23 14:34:12 +010076#define __futex_atomic_op(insn, ret, oldval, tmp, uaddr, oparg) \
Mikael Petterssone589ed22008-08-20 09:36:07 +010077 __asm__ __volatile__( \
Catalin Marinas4e7682d2012-01-25 11:38:13 +010078 "1: " TUSER(ldr) " %1, [%3]\n" \
Mikael Petterssone589ed22008-08-20 09:36:07 +010079 " " insn "\n" \
Catalin Marinas4e7682d2012-01-25 11:38:13 +010080 "2: " TUSER(str) " %0, [%3]\n" \
Mikael Petterssone589ed22008-08-20 09:36:07 +010081 " mov %0, #0\n" \
Will Deacondf77abc2011-09-23 14:34:12 +010082 __futex_atomic_ex_table("%5") \
83 : "=&r" (ret), "=&r" (oldval), "=&r" (tmp) \
Mikael Petterssone589ed22008-08-20 09:36:07 +010084 : "r" (uaddr), "r" (oparg), "Ir" (-EFAULT) \
85 : "cc", "memory")
86
87static inline int
Will Deaconc1b0db52011-04-28 18:43:01 +010088futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,
89 u32 oldval, u32 newval)
90{
91 int ret = 0;
92 u32 val;
93
94 if (!access_ok(VERIFY_WRITE, uaddr, sizeof(u32)))
95 return -EFAULT;
96
97 __asm__ __volatile__("@futex_atomic_cmpxchg_inatomic\n"
Catalin Marinas4e7682d2012-01-25 11:38:13 +010098 "1: " TUSER(ldr) " %1, [%4]\n"
Will Deaconc1b0db52011-04-28 18:43:01 +010099 " teq %1, %2\n"
100 " it eq @ explicit IT needed for the 2b label\n"
Catalin Marinas4e7682d2012-01-25 11:38:13 +0100101 "2: " TUSER(streq) " %3, [%4]\n"
Will Deaconc1b0db52011-04-28 18:43:01 +0100102 __futex_atomic_ex_table("%5")
103 : "+r" (ret), "=&r" (val)
104 : "r" (oldval), "r" (newval), "r" (uaddr), "Ir" (-EFAULT)
105 : "cc", "memory");
106
107 *uval = val;
108 return ret;
109}
110
111#endif /* !SMP */
112
113static inline int
Michel Lespinasse8d7718a2011-03-10 18:50:58 -0800114futex_atomic_op_inuser (int encoded_op, u32 __user *uaddr)
Mikael Petterssone589ed22008-08-20 09:36:07 +0100115{
116 int op = (encoded_op >> 28) & 7;
117 int cmp = (encoded_op >> 24) & 15;
118 int oparg = (encoded_op << 8) >> 20;
119 int cmparg = (encoded_op << 20) >> 20;
Will Deacondf77abc2011-09-23 14:34:12 +0100120 int oldval = 0, ret, tmp;
Mikael Petterssone589ed22008-08-20 09:36:07 +0100121
122 if (encoded_op & (FUTEX_OP_OPARG_SHIFT << 28))
123 oparg = 1 << oparg;
124
Michel Lespinasse8d7718a2011-03-10 18:50:58 -0800125 if (!access_ok(VERIFY_WRITE, uaddr, sizeof(u32)))
Mikael Petterssone589ed22008-08-20 09:36:07 +0100126 return -EFAULT;
127
128 pagefault_disable(); /* implies preempt_disable() */
129
130 switch (op) {
131 case FUTEX_OP_SET:
Will Deacondf77abc2011-09-23 14:34:12 +0100132 __futex_atomic_op("mov %0, %4", ret, oldval, tmp, uaddr, oparg);
Mikael Petterssone589ed22008-08-20 09:36:07 +0100133 break;
134 case FUTEX_OP_ADD:
Will Deacondf77abc2011-09-23 14:34:12 +0100135 __futex_atomic_op("add %0, %1, %4", ret, oldval, tmp, uaddr, oparg);
Mikael Petterssone589ed22008-08-20 09:36:07 +0100136 break;
137 case FUTEX_OP_OR:
Will Deacondf77abc2011-09-23 14:34:12 +0100138 __futex_atomic_op("orr %0, %1, %4", ret, oldval, tmp, uaddr, oparg);
Mikael Petterssone589ed22008-08-20 09:36:07 +0100139 break;
140 case FUTEX_OP_ANDN:
Will Deacondf77abc2011-09-23 14:34:12 +0100141 __futex_atomic_op("and %0, %1, %4", ret, oldval, tmp, uaddr, ~oparg);
Mikael Petterssone589ed22008-08-20 09:36:07 +0100142 break;
143 case FUTEX_OP_XOR:
Will Deacondf77abc2011-09-23 14:34:12 +0100144 __futex_atomic_op("eor %0, %1, %4", ret, oldval, tmp, uaddr, oparg);
Mikael Petterssone589ed22008-08-20 09:36:07 +0100145 break;
146 default:
147 ret = -ENOSYS;
148 }
149
150 pagefault_enable(); /* subsumes preempt_enable() */
151
152 if (!ret) {
153 switch (cmp) {
154 case FUTEX_OP_CMP_EQ: ret = (oldval == cmparg); break;
155 case FUTEX_OP_CMP_NE: ret = (oldval != cmparg); break;
156 case FUTEX_OP_CMP_LT: ret = (oldval < cmparg); break;
157 case FUTEX_OP_CMP_GE: ret = (oldval >= cmparg); break;
158 case FUTEX_OP_CMP_LE: ret = (oldval <= cmparg); break;
159 case FUTEX_OP_CMP_GT: ret = (oldval > cmparg); break;
160 default: ret = -ENOSYS;
161 }
162 }
163 return ret;
164}
165
Will Deaconc1b0db52011-04-28 18:43:01 +0100166#endif /* !(CPU_USE_DOMAINS && SMP) */
Mikael Petterssone589ed22008-08-20 09:36:07 +0100167#endif /* __KERNEL__ */
168#endif /* _ASM_ARM_FUTEX_H */