blob: 7ec60d6075bf47f94fbec24b3f5dd64014fd643b [file] [log] [blame]
Russell King002547b2006-06-20 20:46:52 +01001/*
Russell King4baa9922008-08-02 10:55:55 +01002 * arch/arm/include/asm/pgtable-nommu.h
Russell King002547b2006-06-20 20:46:52 +01003 *
4 * Copyright (C) 1995-2002 Russell King
5 * Copyright (C) 2004 Hyok S. Choi
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11#ifndef _ASMARM_PGTABLE_NOMMU_H
12#define _ASMARM_PGTABLE_NOMMU_H
13
14#ifndef __ASSEMBLY__
15
Russell King002547b2006-06-20 20:46:52 +010016#include <linux/slab.h>
17#include <asm/processor.h>
18#include <asm/page.h>
Russell King002547b2006-06-20 20:46:52 +010019
20/*
21 * Trivial page table functions.
22 */
23#define pgd_present(pgd) (1)
24#define pgd_none(pgd) (0)
25#define pgd_bad(pgd) (0)
26#define pgd_clear(pgdp)
27#define kern_addr_valid(addr) (1)
28#define pmd_offset(a, b) ((void *)0)
29/* FIXME */
30/*
31 * PMD_SHIFT determines the size of the area a second-level page table can map
32 * PGDIR_SHIFT determines what a third-level page table entry can map
33 */
34#define PGDIR_SHIFT 21
35
36#define PGDIR_SIZE (1UL << PGDIR_SHIFT)
37#define PGDIR_MASK (~(PGDIR_SIZE-1))
38/* FIXME */
39
40#define PAGE_NONE __pgprot(0)
41#define PAGE_SHARED __pgprot(0)
42#define PAGE_COPY __pgprot(0)
43#define PAGE_READONLY __pgprot(0)
44#define PAGE_KERNEL __pgprot(0)
45
Russell King002547b2006-06-20 20:46:52 +010046#define swapper_pg_dir ((pgd_t *) 0)
47
48#define __swp_type(x) (0)
49#define __swp_offset(x) (0)
50#define __swp_entry(typ,off) ((swp_entry_t) { ((typ) | ((off) << 7)) })
51#define __pte_to_swp_entry(pte) ((swp_entry_t) { pte_val(pte) })
52#define __swp_entry_to_pte(x) ((pte_t) { (x).val })
53
54
55typedef pte_t *pte_addr_t;
56
57static inline int pte_file(pte_t pte) { return 0; }
58
59/*
60 * ZERO_PAGE is a global shared page that is always zero: used
61 * for zero-mapped memory areas etc..
62 */
63#define ZERO_PAGE(vaddr) (virt_to_page(0))
64
65/*
66 * Mark the prot value as uncacheable and unbufferable.
67 */
68#define pgprot_noncached(prot) __pgprot(0)
69#define pgprot_writecombine(prot) __pgprot(0)
Greg Ungerera91ed072010-03-12 06:19:25 +010070#define pgprot_dmacoherent(prot) __pgprot(0)
Russell King002547b2006-06-20 20:46:52 +010071
72
73/*
74 * These would be in other places but having them here reduces the diffs.
75 */
76extern unsigned int kobjsize(const void *objp);
Russell King002547b2006-06-20 20:46:52 +010077
78/*
79 * No page table caches to initialise.
80 */
81#define pgtable_cache_init() do { } while (0)
Russell King002547b2006-06-20 20:46:52 +010082#define io_remap_pfn_range remap_pfn_range
83
Russell King002547b2006-06-20 20:46:52 +010084
85/*
86 * All 32bit addresses are effectively valid for vmalloc...
87 * Sort of meaningless for non-VM targets.
88 */
Fenkart/Bostandzhyanc931b4f2010-02-07 21:47:17 +010089#define VMALLOC_START 0UL
90#define VMALLOC_END 0xffffffffUL
Russell King002547b2006-06-20 20:46:52 +010091
92#define FIRST_USER_ADDRESS (0)
93
Greg Ungerer92df7852008-03-05 06:59:14 +010094#include <asm-generic/pgtable.h>
95
Russell King002547b2006-06-20 20:46:52 +010096#else
97
98/*
99 * dummy tlb and user structures.
100 */
101#define v3_tlb_fns (0)
102#define v4_tlb_fns (0)
103#define v4wb_tlb_fns (0)
104#define v4wbi_tlb_fns (0)
Catalin Marinas7b4c9652007-07-20 11:42:57 +0100105#define v6wbi_tlb_fns (0)
Catalin Marinas2eb8c822007-07-20 11:43:02 +0100106#define v7wbi_tlb_fns (0)
Russell King002547b2006-06-20 20:46:52 +0100107
108#define v3_user_fns (0)
109#define v4_user_fns (0)
110#define v4_mc_user_fns (0)
111#define v4wb_user_fns (0)
112#define v4wt_user_fns (0)
113#define v6_user_fns (0)
114#define xscale_mc_user_fns (0)
115
116#endif /*__ASSEMBLY__*/
117
118#endif /* _ASMARM_PGTABLE_H */