blob: 6e59805fa6545b8c3edeef8be3e2378b8fb0cf19 [file] [log] [blame]
Tony Lindgren9839c6b2005-09-07 17:20:27 +01001#ifndef __ASM_ARCH_OMAP24XX_H
2#define __ASM_ARCH_OMAP24XX_H
3
Tony Lindgren9ad58972005-11-10 14:26:53 +00004/*
5 * Please place only base defines here and put the rest in device
6 * specific headers. Note also that some of these defines are needed
7 * for omap1 to compile without adding ifdefs.
8 */
9
10#define L4_24XX_BASE 0x48000000
11#define L3_24XX_BASE 0x68000000
Tony Lindgren9839c6b2005-09-07 17:20:27 +010012
13/* interrupt controller */
Tony Lindgren9ad58972005-11-10 14:26:53 +000014#define OMAP24XX_IC_BASE (L4_24XX_BASE + 0xfe000)
Tony Lindgren9839c6b2005-09-07 17:20:27 +010015#define VA_IC_BASE IO_ADDRESS(OMAP24XX_IC_BASE)
Tony Lindgren9839c6b2005-09-07 17:20:27 +010016#define OMAP24XX_IVA_INTC_BASE 0x40000000
Tony Lindgren9839c6b2005-09-07 17:20:27 +010017#define IRQ_SIR_IRQ 0x0040
18
Tony Lindgren9ad58972005-11-10 14:26:53 +000019#define OMAP24XX_32KSYNCT_BASE (L4_24XX_BASE + 0x4000)
20#define OMAP24XX_PRCM_BASE (L4_24XX_BASE + 0x8000)
21#define OMAP24XX_SDRC_BASE (L3_24XX_BASE + 0x9000)
22
Tony Lindgren9839c6b2005-09-07 17:20:27 +010023#endif /* __ASM_ARCH_OMAP24XX_H */
24