blob: fde1860a25216ed9763fb7ba8256ed0b16757e70 [file] [log] [blame]
Daniel Mack52939c02009-11-21 20:17:18 +01001/*
Uwe Kleine-König27ad4bf2011-03-17 09:40:29 +01002 * MX31 CPU type detection
Daniel Mack52939c02009-11-21 20:17:18 +01003 *
4 * Copyright (c) 2009 Daniel Mack <daniel@caiaq.de>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 */
11
12#include <linux/module.h>
13#include <linux/io.h>
Shawn Guoe3372472012-09-13 21:01:00 +080014
15#include "common.h"
Shawn Guo50f2de62012-09-14 14:14:45 +080016#include "hardware.h"
Shawn Guo17c342a2012-09-13 21:18:39 +080017#include "iim.h"
Daniel Mack52939c02009-11-21 20:17:18 +010018
Jason Liuab116a82011-08-26 13:35:21 +080019static int mx31_cpu_rev = -1;
Daniel Mack52939c02009-11-21 20:17:18 +010020
Uwe Kleine-König27ad4bf2011-03-17 09:40:29 +010021static struct {
Daniel Mack52939c02009-11-21 20:17:18 +010022 u8 srev;
23 const char *name;
Daniel Mack52939c02009-11-21 20:17:18 +010024 unsigned int rev;
Jason Liuab116a82011-08-26 13:35:21 +080025} mx31_cpu_type[] = {
26 { .srev = 0x00, .name = "i.MX31(L)", .rev = IMX_CHIP_REVISION_1_0 },
27 { .srev = 0x10, .name = "i.MX31", .rev = IMX_CHIP_REVISION_1_1 },
28 { .srev = 0x11, .name = "i.MX31L", .rev = IMX_CHIP_REVISION_1_1 },
29 { .srev = 0x12, .name = "i.MX31", .rev = IMX_CHIP_REVISION_1_1 },
30 { .srev = 0x13, .name = "i.MX31L", .rev = IMX_CHIP_REVISION_1_1 },
31 { .srev = 0x14, .name = "i.MX31", .rev = IMX_CHIP_REVISION_1_2 },
32 { .srev = 0x15, .name = "i.MX31L", .rev = IMX_CHIP_REVISION_1_2 },
33 { .srev = 0x28, .name = "i.MX31", .rev = IMX_CHIP_REVISION_2_0 },
34 { .srev = 0x29, .name = "i.MX31L", .rev = IMX_CHIP_REVISION_2_0 },
Daniel Mack52939c02009-11-21 20:17:18 +010035};
36
Jason Liuab116a82011-08-26 13:35:21 +080037static int mx31_read_cpu_rev(void)
Daniel Mack52939c02009-11-21 20:17:18 +010038{
39 u32 i, srev;
40
41 /* read SREV register from IIM module */
Sascha Hauerfdb03872010-10-08 16:00:09 +020042 srev = __raw_readl(MX31_IO_ADDRESS(MX31_IIM_BASE_ADDR + MXC_IIMSREV));
Jason Liuab116a82011-08-26 13:35:21 +080043 srev &= 0xff;
Daniel Mack52939c02009-11-21 20:17:18 +010044
45 for (i = 0; i < ARRAY_SIZE(mx31_cpu_type); i++)
46 if (srev == mx31_cpu_type[i].srev) {
Jason Liuab116a82011-08-26 13:35:21 +080047 imx_print_silicon_rev(mx31_cpu_type[i].name,
48 mx31_cpu_type[i].rev);
49 return mx31_cpu_type[i].rev;
Daniel Mack52939c02009-11-21 20:17:18 +010050 }
51
Jason Liuab116a82011-08-26 13:35:21 +080052 imx_print_silicon_rev("i.MX31", IMX_CHIP_REVISION_UNKNOWN);
53 return IMX_CHIP_REVISION_UNKNOWN;
Daniel Mack52939c02009-11-21 20:17:18 +010054}
Jason Liuab116a82011-08-26 13:35:21 +080055
56int mx31_revision(void)
57{
58 if (mx31_cpu_rev == -1)
59 mx31_cpu_rev = mx31_read_cpu_rev();
60
61 return mx31_cpu_rev;
62}
63EXPORT_SYMBOL(mx31_revision);