blob: c98b1ec76f54e591f555e824399b38e845a76a93 [file] [log] [blame]
Peter Ujfalusif9f8c042012-09-14 17:30:27 +03001/*
2* TWL6040 clock module driver for OMAP4 McPDM functional clock
3*
4* Copyright (C) 2012 Texas Instruments Inc.
5* Peter Ujfalusi <peter.ujfalusi@ti.com>
6*
7* This program is free software; you can redistribute it and/or
8* modify it under the terms of the GNU General Public License
9* version 2 as published by the Free Software Foundation.
10*
11* This program is distributed in the hope that it will be useful, but
12* WITHOUT ANY WARRANTY; without even the implied warranty of
13* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14* General Public License for more details.
15*
16* You should have received a copy of the GNU General Public License
17* along with this program; if not, write to the Free Software
18* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
19* 02110-1301 USA
20*
21*/
22
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030023#include <linux/module.h>
24#include <linux/slab.h>
25#include <linux/platform_device.h>
26#include <linux/mfd/twl6040.h>
27#include <linux/clk-provider.h>
28
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030029struct twl6040_pdmclk {
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030030 struct twl6040 *twl6040;
31 struct device *dev;
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030032 struct clk_hw pdmclk_hw;
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030033 struct clk *clk;
34 int enabled;
35};
36
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030037static int twl6040_pdmclk_is_prepared(struct clk_hw *hw)
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030038{
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030039 struct twl6040_pdmclk *pdmclk = container_of(hw, struct twl6040_pdmclk,
40 pdmclk_hw);
41
42 return pdmclk->enabled;
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030043}
44
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030045static int twl6040_pdmclk_prepare(struct clk_hw *hw)
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030046{
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030047 struct twl6040_pdmclk *pdmclk = container_of(hw, struct twl6040_pdmclk,
48 pdmclk_hw);
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030049 int ret;
50
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030051 ret = twl6040_power(pdmclk->twl6040, 1);
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030052 if (!ret)
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030053 pdmclk->enabled = 1;
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030054
55 return ret;
56}
57
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030058static void twl6040_pdmclk_unprepare(struct clk_hw *hw)
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030059{
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030060 struct twl6040_pdmclk *pdmclk = container_of(hw, struct twl6040_pdmclk,
61 pdmclk_hw);
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030062 int ret;
63
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030064 ret = twl6040_power(pdmclk->twl6040, 0);
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030065 if (!ret)
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030066 pdmclk->enabled = 0;
67
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030068}
69
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030070static unsigned long twl6040_pdmclk_recalc_rate(struct clk_hw *hw,
71 unsigned long parent_rate)
72{
73 struct twl6040_pdmclk *pdmclk = container_of(hw, struct twl6040_pdmclk,
74 pdmclk_hw);
75
76 return twl6040_get_sysclk(pdmclk->twl6040);
77}
78
79static const struct clk_ops twl6040_pdmclk_ops = {
80 .is_prepared = twl6040_pdmclk_is_prepared,
81 .prepare = twl6040_pdmclk_prepare,
82 .unprepare = twl6040_pdmclk_unprepare,
83 .recalc_rate = twl6040_pdmclk_recalc_rate,
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030084};
85
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030086static struct clk_init_data twl6040_pdmclk_init = {
87 .name = "pdmclk",
88 .ops = &twl6040_pdmclk_ops,
89 .flags = CLK_GET_RATE_NOCACHE,
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030090};
91
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030092static int twl6040_pdmclk_probe(struct platform_device *pdev)
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030093{
94 struct twl6040 *twl6040 = dev_get_drvdata(pdev->dev.parent);
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +030095 struct twl6040_pdmclk *clkdata;
Peter Ujfalusif9f8c042012-09-14 17:30:27 +030096
97 clkdata = devm_kzalloc(&pdev->dev, sizeof(*clkdata), GFP_KERNEL);
98 if (!clkdata)
99 return -ENOMEM;
100
101 clkdata->dev = &pdev->dev;
102 clkdata->twl6040 = twl6040;
103
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +0300104 clkdata->pdmclk_hw.init = &twl6040_pdmclk_init;
105 clkdata->clk = devm_clk_register(&pdev->dev, &clkdata->pdmclk_hw);
Wei Yongjunddc07ef2012-11-01 13:33:55 +0800106 if (IS_ERR(clkdata->clk))
107 return PTR_ERR(clkdata->clk);
Peter Ujfalusif9f8c042012-09-14 17:30:27 +0300108
Jingoo Hanc0431032013-05-24 10:11:46 +0900109 platform_set_drvdata(pdev, clkdata);
Peter Ujfalusif9f8c042012-09-14 17:30:27 +0300110
Peter Ujfalusi994deaa2016-05-30 11:55:10 +0300111 return of_clk_add_provider(pdev->dev.parent->of_node,
112 of_clk_src_simple_get, clkdata->clk);
Peter Ujfalusif9f8c042012-09-14 17:30:27 +0300113}
114
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +0300115static struct platform_driver twl6040_pdmclk_driver = {
Peter Ujfalusif9f8c042012-09-14 17:30:27 +0300116 .driver = {
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +0300117 .name = "twl6040-pdmclk",
Peter Ujfalusif9f8c042012-09-14 17:30:27 +0300118 },
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +0300119 .probe = twl6040_pdmclk_probe,
Peter Ujfalusif9f8c042012-09-14 17:30:27 +0300120};
121
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +0300122module_platform_driver(twl6040_pdmclk_driver);
Peter Ujfalusif9f8c042012-09-14 17:30:27 +0300123
124MODULE_DESCRIPTION("TWL6040 clock driver for McPDM functional clock");
125MODULE_AUTHOR("Peter Ujfalusi <peter.ujfalusi@ti.com>");
Peter Ujfalusi7e37deb2016-05-30 11:55:11 +0300126MODULE_ALIAS("platform:twl6040-pdmclk");
Peter Ujfalusif9f8c042012-09-14 17:30:27 +0300127MODULE_LICENSE("GPL");