blob: bf360ae021abb0582482d4702e903a9eda4ac7f8 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * Linux driver attachment glue for PCI based U320 controllers.
3 *
4 * Copyright (c) 2000-2001 Adaptec Inc.
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions, and the following disclaimer,
12 * without modification.
13 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
14 * substantially similar to the "NO WARRANTY" disclaimer below
15 * ("Disclaimer") and any redistribution must be conditioned upon
16 * including a substantially similar Disclaimer requirement for further
17 * binary redistribution.
18 * 3. Neither the names of the above-listed copyright holders nor the names
19 * of any contributors may be used to endorse or promote products derived
20 * from this software without specific prior written permission.
21 *
22 * Alternatively, this software may be distributed under the terms of the
23 * GNU General Public License ("GPL") version 2 as published by the Free
24 * Software Foundation.
25 *
26 * NO WARRANTY
27 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
30 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31 * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
33 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
34 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
35 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
36 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
37 * POSSIBILITY OF SUCH DAMAGES.
38 *
39 * $Id: //depot/aic7xxx/linux/drivers/scsi/aic7xxx/aic79xx_osm_pci.c#25 $
40 */
41
42#include "aic79xx_osm.h"
43#include "aic79xx_inline.h"
44#include "aic79xx_pci.h"
45
46static int ahd_linux_pci_dev_probe(struct pci_dev *pdev,
47 const struct pci_device_id *ent);
48static int ahd_linux_pci_reserve_io_regions(struct ahd_softc *ahd,
49 u_long *base, u_long *base2);
50static int ahd_linux_pci_reserve_mem_region(struct ahd_softc *ahd,
51 u_long *bus_addr,
52 uint8_t __iomem **maddr);
53static void ahd_linux_pci_dev_remove(struct pci_dev *pdev);
54
55/* Define the macro locally since it's different for different class of chips.
56 */
57#define ID(x) \
58 ID2C(x), \
59 ID2C(IDIROC(x))
60
61static struct pci_device_id ahd_linux_pci_id_table[] = {
62 /* aic7901 based controllers */
63 ID(ID_AHA_29320A),
64 ID(ID_AHA_29320ALP),
65 /* aic7902 based controllers */
66 ID(ID_AHA_29320),
67 ID(ID_AHA_29320B),
68 ID(ID_AHA_29320LP),
69 ID(ID_AHA_39320),
70 ID(ID_AHA_39320_B),
71 ID(ID_AHA_39320A),
72 ID(ID_AHA_39320D),
73 ID(ID_AHA_39320D_HP),
74 ID(ID_AHA_39320D_B),
75 ID(ID_AHA_39320D_B_HP),
76 /* Generic chip probes for devices we don't know exactly. */
77 ID16(ID_AIC7901 & ID_9005_GENERIC_MASK),
78 ID(ID_AIC7901A & ID_DEV_VENDOR_MASK),
79 ID16(ID_AIC7902 & ID_9005_GENERIC_MASK),
80 { 0 }
81};
82
83MODULE_DEVICE_TABLE(pci, ahd_linux_pci_id_table);
84
85struct pci_driver aic79xx_pci_driver = {
86 .name = "aic79xx",
87 .probe = ahd_linux_pci_dev_probe,
88 .remove = ahd_linux_pci_dev_remove,
89 .id_table = ahd_linux_pci_id_table
90};
91
92static void
93ahd_linux_pci_dev_remove(struct pci_dev *pdev)
94{
Christoph Hellwig85a46522005-08-15 13:28:46 +020095 struct ahd_softc *ahd = pci_get_drvdata(pdev);
96 u_long s;
Linus Torvalds1da177e2005-04-16 15:20:36 -070097
James Bottomley97af50f2005-10-02 15:22:35 -050098 if (ahd->platform_data && ahd->platform_data->host)
99 scsi_remove_host(ahd->platform_data->host);
100
Christoph Hellwig85a46522005-08-15 13:28:46 +0200101 ahd_lock(ahd, &s);
102 ahd_intr_enable(ahd, FALSE);
103 ahd_unlock(ahd, &s);
104 ahd_free(ahd);
105}
Linus Torvalds1da177e2005-04-16 15:20:36 -0700106
Christoph Hellwig85a46522005-08-15 13:28:46 +0200107static void
108ahd_linux_pci_inherit_flags(struct ahd_softc *ahd)
109{
110 struct pci_dev *pdev = ahd->dev_softc, *master_pdev;
111 unsigned int master_devfn = PCI_DEVFN(PCI_SLOT(pdev->devfn), 0);
112
113 master_pdev = pci_get_slot(pdev->bus, master_devfn);
114 if (master_pdev) {
115 struct ahd_softc *master = pci_get_drvdata(master_pdev);
116 if (master) {
117 ahd->flags &= ~AHD_BIOS_ENABLED;
118 ahd->flags |= master->flags & AHD_BIOS_ENABLED;
119 } else
120 printk(KERN_ERR "aic79xx: no multichannel peer found!\n");
121 pci_dev_put(master_pdev);
122 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700123}
124
125static int
126ahd_linux_pci_dev_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
127{
128 char buf[80];
129 struct ahd_softc *ahd;
130 ahd_dev_softc_t pci;
131 struct ahd_pci_identity *entry;
132 char *name;
133 int error;
134
Linus Torvalds1da177e2005-04-16 15:20:36 -0700135 pci = pdev;
136 entry = ahd_find_pci_device(pci);
137 if (entry == NULL)
138 return (-ENODEV);
139
140 /*
141 * Allocate a softc for this card and
142 * set it up for attachment by our
143 * common detect routine.
144 */
145 sprintf(buf, "ahd_pci:%d:%d:%d",
146 ahd_get_pci_bus(pci),
147 ahd_get_pci_slot(pci),
148 ahd_get_pci_function(pci));
149 name = malloc(strlen(buf) + 1, M_DEVBUF, M_NOWAIT);
150 if (name == NULL)
151 return (-ENOMEM);
152 strcpy(name, buf);
153 ahd = ahd_alloc(NULL, name);
154 if (ahd == NULL)
155 return (-ENOMEM);
156 if (pci_enable_device(pdev)) {
157 ahd_free(ahd);
158 return (-ENODEV);
159 }
160 pci_set_master(pdev);
161
162 if (sizeof(dma_addr_t) > 4) {
163 uint64_t memsize;
164 const uint64_t mask_39bit = 0x7FFFFFFFFFULL;
165
166 memsize = ahd_linux_get_memsize();
167
168 if (memsize >= 0x8000000000ULL
169 && pci_set_dma_mask(pdev, DMA_64BIT_MASK) == 0) {
170 ahd->flags |= AHD_64BIT_ADDRESSING;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700171 } else if (memsize > 0x80000000
172 && pci_set_dma_mask(pdev, mask_39bit) == 0) {
173 ahd->flags |= AHD_39BIT_ADDRESSING;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700174 }
175 } else {
176 pci_set_dma_mask(pdev, DMA_32BIT_MASK);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700177 }
178 ahd->dev_softc = pci;
179 error = ahd_pci_config(ahd, entry);
180 if (error != 0) {
181 ahd_free(ahd);
182 return (-error);
183 }
Christoph Hellwig85a46522005-08-15 13:28:46 +0200184
185 /*
186 * Second Function PCI devices need to inherit some
187 * * settings from function 0.
188 */
189 if ((ahd->features & AHD_MULTI_FUNC) && PCI_FUNC(pdev->devfn) != 0)
190 ahd_linux_pci_inherit_flags(ahd);
191
Linus Torvalds1da177e2005-04-16 15:20:36 -0700192 pci_set_drvdata(pdev, ahd);
Christoph Hellwig85a46522005-08-15 13:28:46 +0200193
194 ahd_linux_register_host(ahd, &aic79xx_driver_template);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700195 return (0);
196}
197
198int
199ahd_linux_pci_init(void)
200{
201 return (pci_module_init(&aic79xx_pci_driver));
202}
203
204void
205ahd_linux_pci_exit(void)
206{
207 pci_unregister_driver(&aic79xx_pci_driver);
208}
209
210static int
211ahd_linux_pci_reserve_io_regions(struct ahd_softc *ahd, u_long *base,
212 u_long *base2)
213{
214 *base = pci_resource_start(ahd->dev_softc, 0);
215 /*
216 * This is really the 3rd bar and should be at index 2,
217 * but the Linux PCI code doesn't know how to "count" 64bit
218 * bars.
219 */
220 *base2 = pci_resource_start(ahd->dev_softc, 3);
221 if (*base == 0 || *base2 == 0)
222 return (ENOMEM);
223 if (request_region(*base, 256, "aic79xx") == 0)
224 return (ENOMEM);
225 if (request_region(*base2, 256, "aic79xx") == 0) {
226 release_region(*base2, 256);
227 return (ENOMEM);
228 }
229 return (0);
230}
231
232static int
233ahd_linux_pci_reserve_mem_region(struct ahd_softc *ahd,
234 u_long *bus_addr,
235 uint8_t __iomem **maddr)
236{
237 u_long start;
238 u_long base_page;
239 u_long base_offset;
240 int error;
241
242 if (aic79xx_allow_memio == 0)
243 return (ENOMEM);
244
245 if ((ahd->bugs & AHD_PCIX_MMAPIO_BUG) != 0)
246 return (ENOMEM);
247
248 error = 0;
249 start = pci_resource_start(ahd->dev_softc, 1);
250 base_page = start & PAGE_MASK;
251 base_offset = start - base_page;
252 if (start != 0) {
253 *bus_addr = start;
254 if (request_mem_region(start, 0x1000, "aic79xx") == 0)
255 error = ENOMEM;
256 if (error == 0) {
257 *maddr = ioremap_nocache(base_page, base_offset + 256);
258 if (*maddr == NULL) {
259 error = ENOMEM;
260 release_mem_region(start, 0x1000);
261 } else
262 *maddr += base_offset;
263 }
264 } else
265 error = ENOMEM;
266 return (error);
267}
268
269int
270ahd_pci_map_registers(struct ahd_softc *ahd)
271{
272 uint32_t command;
273 u_long base;
274 uint8_t __iomem *maddr;
275 int error;
276
277 /*
278 * If its allowed, we prefer memory mapped access.
279 */
280 command = ahd_pci_read_config(ahd->dev_softc, PCIR_COMMAND, 4);
281 command &= ~(PCIM_CMD_PORTEN|PCIM_CMD_MEMEN);
282 base = 0;
283 maddr = NULL;
284 error = ahd_linux_pci_reserve_mem_region(ahd, &base, &maddr);
285 if (error == 0) {
286 ahd->platform_data->mem_busaddr = base;
287 ahd->tags[0] = BUS_SPACE_MEMIO;
288 ahd->bshs[0].maddr = maddr;
289 ahd->tags[1] = BUS_SPACE_MEMIO;
290 ahd->bshs[1].maddr = maddr + 0x100;
291 ahd_pci_write_config(ahd->dev_softc, PCIR_COMMAND,
292 command | PCIM_CMD_MEMEN, 4);
293
294 if (ahd_pci_test_register_access(ahd) != 0) {
295
296 printf("aic79xx: PCI Device %d:%d:%d "
297 "failed memory mapped test. Using PIO.\n",
298 ahd_get_pci_bus(ahd->dev_softc),
299 ahd_get_pci_slot(ahd->dev_softc),
300 ahd_get_pci_function(ahd->dev_softc));
301 iounmap(maddr);
302 release_mem_region(ahd->platform_data->mem_busaddr,
303 0x1000);
304 ahd->bshs[0].maddr = NULL;
305 maddr = NULL;
306 } else
307 command |= PCIM_CMD_MEMEN;
308 } else if (bootverbose) {
309 printf("aic79xx: PCI%d:%d:%d MEM region 0x%lx "
310 "unavailable. Cannot memory map device.\n",
311 ahd_get_pci_bus(ahd->dev_softc),
312 ahd_get_pci_slot(ahd->dev_softc),
313 ahd_get_pci_function(ahd->dev_softc),
314 base);
315 }
316
317 if (maddr == NULL) {
318 u_long base2;
319
320 error = ahd_linux_pci_reserve_io_regions(ahd, &base, &base2);
321 if (error == 0) {
322 ahd->tags[0] = BUS_SPACE_PIO;
323 ahd->tags[1] = BUS_SPACE_PIO;
324 ahd->bshs[0].ioport = base;
325 ahd->bshs[1].ioport = base2;
326 command |= PCIM_CMD_PORTEN;
327 } else {
328 printf("aic79xx: PCI%d:%d:%d IO regions 0x%lx and 0x%lx"
329 "unavailable. Cannot map device.\n",
330 ahd_get_pci_bus(ahd->dev_softc),
331 ahd_get_pci_slot(ahd->dev_softc),
332 ahd_get_pci_function(ahd->dev_softc),
333 base, base2);
334 }
335 }
336 ahd_pci_write_config(ahd->dev_softc, PCIR_COMMAND, command, 4);
337 return (error);
338}
339
340int
341ahd_pci_map_int(struct ahd_softc *ahd)
342{
343 int error;
344
345 error = request_irq(ahd->dev_softc->irq, ahd_linux_isr,
346 SA_SHIRQ, "aic79xx", ahd);
347 if (error == 0)
348 ahd->platform_data->irq = ahd->dev_softc->irq;
349
350 return (-error);
351}
352
353void
354ahd_power_state_change(struct ahd_softc *ahd, ahd_power_state new_state)
355{
356 pci_set_power_state(ahd->dev_softc, new_state);
357}