blob: b0a30e2c9813b7369837a533b3673b7528dfb60c [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * include/asm-parisc/irq.h
3 *
4 * Copyright 2005 Matthew Wilcox <matthew@wil.cx>
5 */
6
7#ifndef _ASM_PARISC_IRQ_H
8#define _ASM_PARISC_IRQ_H
9
10#include <linux/config.h>
James Bottomleyc2ab64d2005-11-17 16:28:37 -050011#include <linux/cpumask.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070012#include <asm/types.h>
13
14#define NO_IRQ (-1)
15
16#ifdef CONFIG_GSC
17#define GSC_IRQ_BASE 16
18#define GSC_IRQ_MAX 63
19#define CPU_IRQ_BASE 64
20#else
21#define CPU_IRQ_BASE 16
22#endif
23
24#define TIMER_IRQ (CPU_IRQ_BASE + 0)
25#define IPI_IRQ (CPU_IRQ_BASE + 1)
26#define CPU_IRQ_MAX (CPU_IRQ_BASE + (BITS_PER_LONG - 1))
27
28#define NR_IRQS (CPU_IRQ_MAX + 1)
29
Karsten Wiesef26fdd52005-09-06 15:17:25 -070030/*
31 * IRQ line status macro IRQ_PER_CPU is used
32 */
33#define ARCH_HAS_IRQ_PER_CPU
34
Linus Torvalds1da177e2005-04-16 15:20:36 -070035static __inline__ int irq_canonicalize(int irq)
36{
37 return (irq == 2) ? 9 : irq;
38}
39
40struct hw_interrupt_type;
41
42/*
43 * Some useful "we don't have to do anything here" handlers. Should
44 * probably be provided by the generic code.
45 */
46void no_ack_irq(unsigned int irq);
47void no_end_irq(unsigned int irq);
48
49extern int txn_alloc_irq(unsigned int nbits);
50extern int txn_claim_irq(int);
51extern unsigned int txn_alloc_data(unsigned int);
52extern unsigned long txn_alloc_addr(unsigned int);
James Bottomleyc2ab64d2005-11-17 16:28:37 -050053extern unsigned long txn_affinity_addr(unsigned int irq, int cpu);
Linus Torvalds1da177e2005-04-16 15:20:36 -070054
55extern int cpu_claim_irq(unsigned int irq, struct hw_interrupt_type *, void *);
James Bottomleyc2ab64d2005-11-17 16:28:37 -050056extern int cpu_check_affinity(unsigned int irq, cpumask_t *dest);
Linus Torvalds1da177e2005-04-16 15:20:36 -070057
58/* soft power switch support (power.c) */
59extern struct tasklet_struct power_tasklet;
60
61#endif /* _ASM_PARISC_IRQ_H */