blob: bdea313082366703879bc83c5c93a70922bfa595 [file] [log] [blame]
Dave Airlief453ba02008-11-07 14:05:41 -08001/*
2 * Copyright (c) 2006 Luc Verhaegen (quirks list)
3 * Copyright (c) 2007-2008 Intel Corporation
4 * Jesse Barnes <jesse.barnes@intel.com>
5 *
6 * DDC probing routines (drm_ddc_read & drm_do_probe_ddc_edid) originally from
7 * FB layer.
8 * Copyright (C) 2006 Dennis Munsie <dmunsie@cecropia.com>
9 *
10 * Permission is hereby granted, free of charge, to any person obtaining a
11 * copy of this software and associated documentation files (the "Software"),
12 * to deal in the Software without restriction, including without limitation
13 * the rights to use, copy, modify, merge, publish, distribute, sub license,
14 * and/or sell copies of the Software, and to permit persons to whom the
15 * Software is furnished to do so, subject to the following conditions:
16 *
17 * The above copyright notice and this permission notice (including the
18 * next paragraph) shall be included in all copies or substantial portions
19 * of the Software.
20 *
21 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
22 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
23 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
24 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
25 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
26 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
27 * DEALINGS IN THE SOFTWARE.
28 */
29#include <linux/kernel.h>
30#include <linux/i2c.h>
31#include <linux/i2c-algo-bit.h>
32#include "drmP.h"
33#include "drm_edid.h"
34
35/*
36 * TODO:
37 * - support EDID 1.4 (incl. CE blocks)
38 */
39
40/*
41 * EDID blocks out in the wild have a variety of bugs, try to collect
42 * them here (note that userspace may work around broken monitors first,
43 * but fixes should make their way here so that the kernel "just works"
44 * on as many displays as possible).
45 */
46
47/* First detailed mode wrong, use largest 60Hz mode */
48#define EDID_QUIRK_PREFER_LARGE_60 (1 << 0)
49/* Reported 135MHz pixel clock is too high, needs adjustment */
50#define EDID_QUIRK_135_CLOCK_TOO_HIGH (1 << 1)
51/* Prefer the largest mode at 75 Hz */
52#define EDID_QUIRK_PREFER_LARGE_75 (1 << 2)
53/* Detail timing is in cm not mm */
54#define EDID_QUIRK_DETAILED_IN_CM (1 << 3)
55/* Detailed timing descriptors have bogus size values, so just take the
56 * maximum size and use that.
57 */
58#define EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE (1 << 4)
59/* Monitor forgot to set the first detailed is preferred bit. */
60#define EDID_QUIRK_FIRST_DETAILED_PREFERRED (1 << 5)
61/* use +hsync +vsync for detailed mode */
62#define EDID_QUIRK_DETAILED_SYNC_PP (1 << 6)
Zhao Yakui882f0212009-08-26 18:20:49 +080063/* define the number of Extension EDID block */
64#define MAX_EDID_EXT_NUM 4
Dave Airlief453ba02008-11-07 14:05:41 -080065
Zhao Yakui5c612592009-06-22 13:17:10 +080066#define LEVEL_DMT 0
67#define LEVEL_GTF 1
68#define LEVEL_CVT 2
69
Dave Airlief453ba02008-11-07 14:05:41 -080070static struct edid_quirk {
71 char *vendor;
72 int product_id;
73 u32 quirks;
74} edid_quirk_list[] = {
75 /* Acer AL1706 */
76 { "ACR", 44358, EDID_QUIRK_PREFER_LARGE_60 },
77 /* Acer F51 */
78 { "API", 0x7602, EDID_QUIRK_PREFER_LARGE_60 },
79 /* Unknown Acer */
80 { "ACR", 2423, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
81
82 /* Belinea 10 15 55 */
83 { "MAX", 1516, EDID_QUIRK_PREFER_LARGE_60 },
84 { "MAX", 0x77e, EDID_QUIRK_PREFER_LARGE_60 },
85
86 /* Envision Peripherals, Inc. EN-7100e */
87 { "EPI", 59264, EDID_QUIRK_135_CLOCK_TOO_HIGH },
88
89 /* Funai Electronics PM36B */
90 { "FCM", 13600, EDID_QUIRK_PREFER_LARGE_75 |
91 EDID_QUIRK_DETAILED_IN_CM },
92
93 /* LG Philips LCD LP154W01-A5 */
94 { "LPL", 0, EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE },
95 { "LPL", 0x2a00, EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE },
96
97 /* Philips 107p5 CRT */
98 { "PHL", 57364, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
99
100 /* Proview AY765C */
101 { "PTS", 765, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
102
103 /* Samsung SyncMaster 205BW. Note: irony */
104 { "SAM", 541, EDID_QUIRK_DETAILED_SYNC_PP },
105 /* Samsung SyncMaster 22[5-6]BW */
106 { "SAM", 596, EDID_QUIRK_PREFER_LARGE_60 },
107 { "SAM", 638, EDID_QUIRK_PREFER_LARGE_60 },
108};
109
110
111/* Valid EDID header has these bytes */
Adam Jackson083ae052009-09-23 17:30:45 -0400112static const u8 edid_header[] = {
113 0x00, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00
114};
Dave Airlief453ba02008-11-07 14:05:41 -0800115
116/**
117 * edid_is_valid - sanity check EDID data
118 * @edid: EDID data
119 *
120 * Sanity check the EDID block by looking at the header, the version number
121 * and the checksum. Return 0 if the EDID doesn't check out, or 1 if it's
122 * valid.
123 */
124static bool edid_is_valid(struct edid *edid)
125{
Adam Jackson862b89c2009-11-23 14:23:06 -0500126 int i, score = 0;
Dave Airlief453ba02008-11-07 14:05:41 -0800127 u8 csum = 0;
128 u8 *raw_edid = (u8 *)edid;
129
Adam Jackson862b89c2009-11-23 14:23:06 -0500130 for (i = 0; i < sizeof(edid_header); i++)
131 if (raw_edid[i] == edid_header[i])
132 score++;
133
134 if (score == 8) ;
135 else if (score >= 6) {
136 DRM_DEBUG("Fixing EDID header, your hardware may be failing\n");
137 memcpy(raw_edid, edid_header, sizeof(edid_header));
138 } else
Dave Airlief453ba02008-11-07 14:05:41 -0800139 goto bad;
Adam Jackson862b89c2009-11-23 14:23:06 -0500140
Dave Airlief453ba02008-11-07 14:05:41 -0800141 for (i = 0; i < EDID_LENGTH; i++)
142 csum += raw_edid[i];
143 if (csum) {
144 DRM_ERROR("EDID checksum is invalid, remainder is %d\n", csum);
145 goto bad;
146 }
147
Adam Jackson862b89c2009-11-23 14:23:06 -0500148 if (edid->version != 1) {
149 DRM_ERROR("EDID has major version %d, instead of 1\n", edid->version);
150 goto bad;
151 }
152
Adam Jackson47ee4cc2009-11-23 14:23:05 -0500153 if (edid->revision > 4)
154 DRM_DEBUG("EDID minor > 4, assuming backward compatibility\n");
155
Dave Airlief453ba02008-11-07 14:05:41 -0800156 return 1;
157
158bad:
159 if (raw_edid) {
160 DRM_ERROR("Raw EDID:\n");
161 print_hex_dump_bytes(KERN_ERR, DUMP_PREFIX_NONE, raw_edid, EDID_LENGTH);
162 printk("\n");
163 }
164 return 0;
165}
166
167/**
168 * edid_vendor - match a string against EDID's obfuscated vendor field
169 * @edid: EDID to match
170 * @vendor: vendor string
171 *
172 * Returns true if @vendor is in @edid, false otherwise
173 */
174static bool edid_vendor(struct edid *edid, char *vendor)
175{
176 char edid_vendor[3];
177
178 edid_vendor[0] = ((edid->mfg_id[0] & 0x7c) >> 2) + '@';
179 edid_vendor[1] = (((edid->mfg_id[0] & 0x3) << 3) |
180 ((edid->mfg_id[1] & 0xe0) >> 5)) + '@';
Dave Airlie16456c82009-04-03 09:10:33 +1000181 edid_vendor[2] = (edid->mfg_id[1] & 0x1f) + '@';
Dave Airlief453ba02008-11-07 14:05:41 -0800182
183 return !strncmp(edid_vendor, vendor, 3);
184}
185
186/**
187 * edid_get_quirks - return quirk flags for a given EDID
188 * @edid: EDID to process
189 *
190 * This tells subsequent routines what fixes they need to apply.
191 */
192static u32 edid_get_quirks(struct edid *edid)
193{
194 struct edid_quirk *quirk;
195 int i;
196
197 for (i = 0; i < ARRAY_SIZE(edid_quirk_list); i++) {
198 quirk = &edid_quirk_list[i];
199
200 if (edid_vendor(edid, quirk->vendor) &&
201 (EDID_PRODUCT_ID(edid) == quirk->product_id))
202 return quirk->quirks;
203 }
204
205 return 0;
206}
207
208#define MODE_SIZE(m) ((m)->hdisplay * (m)->vdisplay)
209#define MODE_REFRESH_DIFF(m,r) (abs((m)->vrefresh - target_refresh))
210
211
212/**
213 * edid_fixup_preferred - set preferred modes based on quirk list
214 * @connector: has mode list to fix up
215 * @quirks: quirks list
216 *
217 * Walk the mode list for @connector, clearing the preferred status
218 * on existing modes and setting it anew for the right mode ala @quirks.
219 */
220static void edid_fixup_preferred(struct drm_connector *connector,
221 u32 quirks)
222{
223 struct drm_display_mode *t, *cur_mode, *preferred_mode;
Dave Airlief8906072008-12-18 16:59:02 +1000224 int target_refresh = 0;
Dave Airlief453ba02008-11-07 14:05:41 -0800225
226 if (list_empty(&connector->probed_modes))
227 return;
228
229 if (quirks & EDID_QUIRK_PREFER_LARGE_60)
230 target_refresh = 60;
231 if (quirks & EDID_QUIRK_PREFER_LARGE_75)
232 target_refresh = 75;
233
234 preferred_mode = list_first_entry(&connector->probed_modes,
235 struct drm_display_mode, head);
236
237 list_for_each_entry_safe(cur_mode, t, &connector->probed_modes, head) {
238 cur_mode->type &= ~DRM_MODE_TYPE_PREFERRED;
239
240 if (cur_mode == preferred_mode)
241 continue;
242
243 /* Largest mode is preferred */
244 if (MODE_SIZE(cur_mode) > MODE_SIZE(preferred_mode))
245 preferred_mode = cur_mode;
246
247 /* At a given size, try to get closest to target refresh */
248 if ((MODE_SIZE(cur_mode) == MODE_SIZE(preferred_mode)) &&
249 MODE_REFRESH_DIFF(cur_mode, target_refresh) <
250 MODE_REFRESH_DIFF(preferred_mode, target_refresh)) {
251 preferred_mode = cur_mode;
252 }
253 }
254
255 preferred_mode->type |= DRM_MODE_TYPE_PREFERRED;
256}
257
Zhao Yakuiaa9eaa12009-09-03 09:33:46 +0800258/*
259 * Add the Autogenerated from the DMT spec.
260 * This table is copied from xfree86/modes/xf86EdidModes.c.
261 * But the mode with Reduced blank feature is deleted.
262 */
263static struct drm_display_mode drm_dmt_modes[] = {
264 /* 640x350@85Hz */
265 { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 31500, 640, 672,
266 736, 832, 0, 350, 382, 385, 445, 0,
267 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
268 /* 640x400@85Hz */
269 { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 31500, 640, 672,
270 736, 832, 0, 400, 401, 404, 445, 0,
271 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
272 /* 720x400@85Hz */
273 { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 35500, 720, 756,
274 828, 936, 0, 400, 401, 404, 446, 0,
275 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
276 /* 640x480@60Hz */
277 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 25175, 640, 656,
278 752, 800, 0, 480, 489, 492, 525, 0,
279 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
280 /* 640x480@72Hz */
281 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 664,
282 704, 832, 0, 480, 489, 492, 520, 0,
283 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
284 /* 640x480@75Hz */
285 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 656,
286 720, 840, 0, 480, 481, 484, 500, 0,
287 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
288 /* 640x480@85Hz */
289 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 36000, 640, 696,
290 752, 832, 0, 480, 481, 484, 509, 0,
291 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
292 /* 800x600@56Hz */
293 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 36000, 800, 824,
294 896, 1024, 0, 600, 601, 603, 625, 0,
295 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
296 /* 800x600@60Hz */
297 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 40000, 800, 840,
298 968, 1056, 0, 600, 601, 605, 628, 0,
299 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
300 /* 800x600@72Hz */
301 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 50000, 800, 856,
302 976, 1040, 0, 600, 637, 643, 666, 0,
303 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
304 /* 800x600@75Hz */
305 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 49500, 800, 816,
306 896, 1056, 0, 600, 601, 604, 625, 0,
307 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
308 /* 800x600@85Hz */
309 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 56250, 800, 832,
310 896, 1048, 0, 600, 601, 604, 631, 0,
311 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
312 /* 848x480@60Hz */
313 { DRM_MODE("848x480", DRM_MODE_TYPE_DRIVER, 33750, 848, 864,
314 976, 1088, 0, 480, 486, 494, 517, 0,
315 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
316 /* 1024x768@43Hz, interlace */
317 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 44900, 1024, 1032,
318 1208, 1264, 0, 768, 768, 772, 817, 0,
319 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC |
320 DRM_MODE_FLAG_INTERLACE) },
321 /* 1024x768@60Hz */
322 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 65000, 1024, 1048,
323 1184, 1344, 0, 768, 771, 777, 806, 0,
324 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
325 /* 1024x768@70Hz */
326 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 75000, 1024, 1048,
327 1184, 1328, 0, 768, 771, 777, 806, 0,
328 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
329 /* 1024x768@75Hz */
330 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 78750, 1024, 1040,
331 1136, 1312, 0, 768, 769, 772, 800, 0,
332 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
333 /* 1024x768@85Hz */
334 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 94500, 1024, 1072,
335 1072, 1376, 0, 768, 769, 772, 808, 0,
336 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
337 /* 1152x864@75Hz */
338 { DRM_MODE("1152x864", DRM_MODE_TYPE_DRIVER, 108000, 1152, 1216,
339 1344, 1600, 0, 864, 865, 868, 900, 0,
340 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
341 /* 1280x768@60Hz */
342 { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 79500, 1280, 1344,
343 1472, 1664, 0, 768, 771, 778, 798, 0,
344 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
345 /* 1280x768@75Hz */
346 { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 102250, 1280, 1360,
347 1488, 1696, 0, 768, 771, 778, 805, 0,
348 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
349 /* 1280x768@85Hz */
350 { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 117500, 1280, 1360,
351 1496, 1712, 0, 768, 771, 778, 809, 0,
352 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
353 /* 1280x800@60Hz */
354 { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 83500, 1280, 1352,
355 1480, 1680, 0, 800, 803, 809, 831, 0,
356 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
357 /* 1280x800@75Hz */
358 { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 106500, 1280, 1360,
359 1488, 1696, 0, 800, 803, 809, 838, 0,
360 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
361 /* 1280x800@85Hz */
362 { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 122500, 1280, 1360,
363 1496, 1712, 0, 800, 803, 809, 843, 0,
364 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
365 /* 1280x960@60Hz */
366 { DRM_MODE("1280x960", DRM_MODE_TYPE_DRIVER, 108000, 1280, 1376,
367 1488, 1800, 0, 960, 961, 964, 1000, 0,
368 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
369 /* 1280x960@85Hz */
370 { DRM_MODE("1280x960", DRM_MODE_TYPE_DRIVER, 148500, 1280, 1344,
371 1504, 1728, 0, 960, 961, 964, 1011, 0,
372 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
373 /* 1280x1024@60Hz */
374 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 108000, 1280, 1328,
375 1440, 1688, 0, 1024, 1025, 1028, 1066, 0,
376 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
377 /* 1280x1024@75Hz */
378 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 135000, 1280, 1296,
379 1440, 1688, 0, 1024, 1025, 1028, 1066, 0,
380 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
381 /* 1280x1024@85Hz */
382 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 157500, 1280, 1344,
383 1504, 1728, 0, 1024, 1025, 1028, 1072, 0,
384 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
385 /* 1360x768@60Hz */
386 { DRM_MODE("1360x768", DRM_MODE_TYPE_DRIVER, 85500, 1360, 1424,
387 1536, 1792, 0, 768, 771, 777, 795, 0,
388 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
389 /* 1440x1050@60Hz */
390 { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 121750, 1400, 1488,
391 1632, 1864, 0, 1050, 1053, 1057, 1089, 0,
392 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
393 /* 1440x1050@75Hz */
394 { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 156000, 1400, 1504,
395 1648, 1896, 0, 1050, 1053, 1057, 1099, 0,
396 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
397 /* 1440x1050@85Hz */
398 { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 179500, 1400, 1504,
399 1656, 1912, 0, 1050, 1053, 1057, 1105, 0,
400 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
401 /* 1440x900@60Hz */
402 { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 106500, 1440, 1520,
403 1672, 1904, 0, 900, 903, 909, 934, 0,
404 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
405 /* 1440x900@75Hz */
406 { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 136750, 1440, 1536,
407 1688, 1936, 0, 900, 903, 909, 942, 0,
408 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
409 /* 1440x900@85Hz */
410 { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 157000, 1440, 1544,
411 1696, 1952, 0, 900, 903, 909, 948, 0,
412 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
413 /* 1600x1200@60Hz */
414 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 162000, 1600, 1664,
415 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
416 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
417 /* 1600x1200@65Hz */
418 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 175500, 1600, 1664,
419 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
420 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
421 /* 1600x1200@70Hz */
422 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 189000, 1600, 1664,
423 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
424 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
425 /* 1600x1200@75Hz */
426 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 2025000, 1600, 1664,
427 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
428 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
429 /* 1600x1200@85Hz */
430 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 229500, 1600, 1664,
431 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
432 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
433 /* 1680x1050@60Hz */
434 { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 146250, 1680, 1784,
435 1960, 2240, 0, 1050, 1053, 1059, 1089, 0,
436 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
437 /* 1680x1050@75Hz */
438 { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 187000, 1680, 1800,
439 1976, 2272, 0, 1050, 1053, 1059, 1099, 0,
440 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
441 /* 1680x1050@85Hz */
442 { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 214750, 1680, 1808,
443 1984, 2288, 0, 1050, 1053, 1059, 1105, 0,
444 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
445 /* 1792x1344@60Hz */
446 { DRM_MODE("1792x1344", DRM_MODE_TYPE_DRIVER, 204750, 1792, 1920,
447 2120, 2448, 0, 1344, 1345, 1348, 1394, 0,
448 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
449 /* 1729x1344@75Hz */
450 { DRM_MODE("1792x1344", DRM_MODE_TYPE_DRIVER, 261000, 1792, 1888,
451 2104, 2456, 0, 1344, 1345, 1348, 1417, 0,
452 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
453 /* 1853x1392@60Hz */
454 { DRM_MODE("1856x1392", DRM_MODE_TYPE_DRIVER, 218250, 1856, 1952,
455 2176, 2528, 0, 1392, 1393, 1396, 1439, 0,
456 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
457 /* 1856x1392@75Hz */
458 { DRM_MODE("1856x1392", DRM_MODE_TYPE_DRIVER, 288000, 1856, 1984,
459 2208, 2560, 0, 1392, 1395, 1399, 1500, 0,
460 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
461 /* 1920x1200@60Hz */
462 { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 193250, 1920, 2056,
463 2256, 2592, 0, 1200, 1203, 1209, 1245, 0,
464 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
465 /* 1920x1200@75Hz */
466 { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 245250, 1920, 2056,
467 2264, 2608, 0, 1200, 1203, 1209, 1255, 0,
468 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
469 /* 1920x1200@85Hz */
470 { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 281250, 1920, 2064,
471 2272, 2624, 0, 1200, 1203, 1209, 1262, 0,
472 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
473 /* 1920x1440@60Hz */
474 { DRM_MODE("1920x1440", DRM_MODE_TYPE_DRIVER, 234000, 1920, 2048,
475 2256, 2600, 0, 1440, 1441, 1444, 1500, 0,
476 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
477 /* 1920x1440@75Hz */
478 { DRM_MODE("1920x1440", DRM_MODE_TYPE_DRIVER, 297000, 1920, 2064,
479 2288, 2640, 0, 1440, 1441, 1444, 1500, 0,
480 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
481 /* 2560x1600@60Hz */
482 { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 348500, 2560, 2752,
483 3032, 3504, 0, 1600, 1603, 1609, 1658, 0,
484 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
485 /* 2560x1600@75HZ */
486 { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 443250, 2560, 2768,
487 3048, 3536, 0, 1600, 1603, 1609, 1672, 0,
488 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
489 /* 2560x1600@85HZ */
490 { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 505250, 2560, 2768,
491 3048, 3536, 0, 1600, 1603, 1609, 1682, 0,
492 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
493};
494
Zhao Yakui559ee212009-09-03 09:33:47 +0800495static struct drm_display_mode *drm_find_dmt(struct drm_device *dev,
496 int hsize, int vsize, int fresh)
497{
498 int i, count;
499 struct drm_display_mode *ptr, *mode;
500
501 count = sizeof(drm_dmt_modes) / sizeof(struct drm_display_mode);
502 mode = NULL;
503 for (i = 0; i < count; i++) {
504 ptr = &drm_dmt_modes[i];
505 if (hsize == ptr->hdisplay &&
506 vsize == ptr->vdisplay &&
507 fresh == drm_mode_vrefresh(ptr)) {
508 /* get the expected default mode */
509 mode = drm_mode_duplicate(dev, ptr);
510 break;
511 }
512 }
513 return mode;
514}
Adam Jackson23425ca2009-09-23 17:30:58 -0400515
516/*
517 * 0 is reserved. The spec says 0x01 fill for unused timings. Some old
518 * monitors fill with ascii space (0x20) instead.
519 */
520static int
521bad_std_timing(u8 a, u8 b)
522{
523 return (a == 0x00 && b == 0x00) ||
524 (a == 0x01 && b == 0x01) ||
525 (a == 0x20 && b == 0x20);
526}
527
Dave Airlief453ba02008-11-07 14:05:41 -0800528/**
529 * drm_mode_std - convert standard mode info (width, height, refresh) into mode
530 * @t: standard timing params
Zhao Yakui5c612592009-06-22 13:17:10 +0800531 * @timing_level: standard timing level
Dave Airlief453ba02008-11-07 14:05:41 -0800532 *
533 * Take the standard timing params (in this case width, aspect, and refresh)
Zhao Yakui5c612592009-06-22 13:17:10 +0800534 * and convert them into a real mode using CVT/GTF/DMT.
Dave Airlief453ba02008-11-07 14:05:41 -0800535 *
536 * Punts for now, but should eventually use the FB layer's CVT based mode
537 * generation code.
538 */
539struct drm_display_mode *drm_mode_std(struct drm_device *dev,
Zhao Yakui5c612592009-06-22 13:17:10 +0800540 struct std_timing *t,
Adam Jacksonf066a172009-09-23 17:31:21 -0400541 int revision,
Zhao Yakui5c612592009-06-22 13:17:10 +0800542 int timing_level)
Dave Airlief453ba02008-11-07 14:05:41 -0800543{
544 struct drm_display_mode *mode;
Zhao Yakui5c612592009-06-22 13:17:10 +0800545 int hsize, vsize;
546 int vrefresh_rate;
Michel Dänzer0454bea2009-06-15 16:56:07 +0200547 unsigned aspect_ratio = (t->vfreq_aspect & EDID_TIMING_ASPECT_MASK)
548 >> EDID_TIMING_ASPECT_SHIFT;
Zhao Yakui5c612592009-06-22 13:17:10 +0800549 unsigned vfreq = (t->vfreq_aspect & EDID_TIMING_VFREQ_MASK)
550 >> EDID_TIMING_VFREQ_SHIFT;
Dave Airlief453ba02008-11-07 14:05:41 -0800551
Adam Jackson23425ca2009-09-23 17:30:58 -0400552 if (bad_std_timing(t->hsize, t->vfreq_aspect))
553 return NULL;
554
Zhao Yakui5c612592009-06-22 13:17:10 +0800555 /* According to the EDID spec, the hdisplay = hsize * 8 + 248 */
556 hsize = t->hsize * 8 + 248;
557 /* vrefresh_rate = vfreq + 60 */
558 vrefresh_rate = vfreq + 60;
559 /* the vdisplay is calculated based on the aspect ratio */
Adam Jacksonf066a172009-09-23 17:31:21 -0400560 if (aspect_ratio == 0) {
561 if (revision < 3)
562 vsize = hsize;
563 else
564 vsize = (hsize * 10) / 16;
565 } else if (aspect_ratio == 1)
Dave Airlief453ba02008-11-07 14:05:41 -0800566 vsize = (hsize * 3) / 4;
Michel Dänzer0454bea2009-06-15 16:56:07 +0200567 else if (aspect_ratio == 2)
Dave Airlief453ba02008-11-07 14:05:41 -0800568 vsize = (hsize * 4) / 5;
569 else
570 vsize = (hsize * 9) / 16;
Zhao Yakui559ee212009-09-03 09:33:47 +0800571 /* HDTV hack */
572 if (hsize == 1360 && vsize == 765 && vrefresh_rate == 60) {
Dave Airlied50ba252009-09-23 14:44:08 +1000573 mode = drm_cvt_mode(dev, hsize, vsize, vrefresh_rate, 0, 0,
574 false);
Zhao Yakui559ee212009-09-03 09:33:47 +0800575 mode->hdisplay = 1366;
576 mode->vsync_start = mode->vsync_start - 1;
577 mode->vsync_end = mode->vsync_end - 1;
578 return mode;
579 }
Zhao Yakui5c612592009-06-22 13:17:10 +0800580 mode = NULL;
Zhao Yakui559ee212009-09-03 09:33:47 +0800581 /* check whether it can be found in default mode table */
582 mode = drm_find_dmt(dev, hsize, vsize, vrefresh_rate);
583 if (mode)
584 return mode;
585
Zhao Yakui5c612592009-06-22 13:17:10 +0800586 switch (timing_level) {
587 case LEVEL_DMT:
Zhao Yakui5c612592009-06-22 13:17:10 +0800588 break;
589 case LEVEL_GTF:
590 mode = drm_gtf_mode(dev, hsize, vsize, vrefresh_rate, 0, 0);
591 break;
592 case LEVEL_CVT:
Dave Airlied50ba252009-09-23 14:44:08 +1000593 mode = drm_cvt_mode(dev, hsize, vsize, vrefresh_rate, 0, 0,
594 false);
Zhao Yakui5c612592009-06-22 13:17:10 +0800595 break;
596 }
Dave Airlief453ba02008-11-07 14:05:41 -0800597 return mode;
598}
599
600/**
601 * drm_mode_detailed - create a new mode from an EDID detailed timing section
602 * @dev: DRM device (needed to create new mode)
603 * @edid: EDID block
604 * @timing: EDID detailed timing info
605 * @quirks: quirks to apply
606 *
607 * An EDID detailed timing block contains enough info for us to create and
608 * return a new struct drm_display_mode.
609 */
610static struct drm_display_mode *drm_mode_detailed(struct drm_device *dev,
611 struct edid *edid,
612 struct detailed_timing *timing,
613 u32 quirks)
614{
615 struct drm_display_mode *mode;
616 struct detailed_pixel_timing *pt = &timing->data.pixel_data;
Michel Dänzer0454bea2009-06-15 16:56:07 +0200617 unsigned hactive = (pt->hactive_hblank_hi & 0xf0) << 4 | pt->hactive_lo;
618 unsigned vactive = (pt->vactive_vblank_hi & 0xf0) << 4 | pt->vactive_lo;
619 unsigned hblank = (pt->hactive_hblank_hi & 0xf) << 8 | pt->hblank_lo;
620 unsigned vblank = (pt->vactive_vblank_hi & 0xf) << 8 | pt->vblank_lo;
Michel Dänzere14cbee2009-06-23 12:36:32 +0200621 unsigned hsync_offset = (pt->hsync_vsync_offset_pulse_width_hi & 0xc0) << 2 | pt->hsync_offset_lo;
622 unsigned hsync_pulse_width = (pt->hsync_vsync_offset_pulse_width_hi & 0x30) << 4 | pt->hsync_pulse_width_lo;
623 unsigned vsync_offset = (pt->hsync_vsync_offset_pulse_width_hi & 0xc) >> 2 | pt->vsync_offset_pulse_width_lo >> 4;
624 unsigned vsync_pulse_width = (pt->hsync_vsync_offset_pulse_width_hi & 0x3) << 4 | (pt->vsync_offset_pulse_width_lo & 0xf);
Dave Airlief453ba02008-11-07 14:05:41 -0800625
Adam Jacksonfc438962009-06-04 10:20:34 +1000626 /* ignore tiny modes */
Michel Dänzer0454bea2009-06-15 16:56:07 +0200627 if (hactive < 64 || vactive < 64)
Adam Jacksonfc438962009-06-04 10:20:34 +1000628 return NULL;
629
Michel Dänzer0454bea2009-06-15 16:56:07 +0200630 if (pt->misc & DRM_EDID_PT_STEREO) {
Dave Airlief453ba02008-11-07 14:05:41 -0800631 printk(KERN_WARNING "stereo mode not supported\n");
632 return NULL;
633 }
Michel Dänzer0454bea2009-06-15 16:56:07 +0200634 if (!(pt->misc & DRM_EDID_PT_SEPARATE_SYNC)) {
Dave Airlief453ba02008-11-07 14:05:41 -0800635 printk(KERN_WARNING "integrated sync not supported\n");
636 return NULL;
637 }
638
Zhao Yakuifcb45612009-10-14 09:11:25 +0800639 /* it is incorrect if hsync/vsync width is zero */
640 if (!hsync_pulse_width || !vsync_pulse_width) {
641 DRM_DEBUG_KMS("Incorrect Detailed timing. "
642 "Wrong Hsync/Vsync pulse width\n");
643 return NULL;
644 }
Dave Airlief453ba02008-11-07 14:05:41 -0800645 mode = drm_mode_create(dev);
646 if (!mode)
647 return NULL;
648
649 mode->type = DRM_MODE_TYPE_DRIVER;
650
651 if (quirks & EDID_QUIRK_135_CLOCK_TOO_HIGH)
Michel Dänzer0454bea2009-06-15 16:56:07 +0200652 timing->pixel_clock = cpu_to_le16(1088);
Dave Airlief453ba02008-11-07 14:05:41 -0800653
Michel Dänzer0454bea2009-06-15 16:56:07 +0200654 mode->clock = le16_to_cpu(timing->pixel_clock) * 10;
Dave Airlief453ba02008-11-07 14:05:41 -0800655
Michel Dänzer0454bea2009-06-15 16:56:07 +0200656 mode->hdisplay = hactive;
657 mode->hsync_start = mode->hdisplay + hsync_offset;
658 mode->hsync_end = mode->hsync_start + hsync_pulse_width;
659 mode->htotal = mode->hdisplay + hblank;
Dave Airlief453ba02008-11-07 14:05:41 -0800660
Michel Dänzer0454bea2009-06-15 16:56:07 +0200661 mode->vdisplay = vactive;
662 mode->vsync_start = mode->vdisplay + vsync_offset;
663 mode->vsync_end = mode->vsync_start + vsync_pulse_width;
664 mode->vtotal = mode->vdisplay + vblank;
Dave Airlief453ba02008-11-07 14:05:41 -0800665
Zhao Yakuifcb45612009-10-14 09:11:25 +0800666 /* perform the basic check for the detailed timing */
667 if (mode->hsync_end > mode->htotal ||
668 mode->vsync_end > mode->vtotal) {
669 drm_mode_destroy(dev, mode);
670 DRM_DEBUG_KMS("Incorrect detailed timing. "
671 "Sync is beyond the blank.\n");
672 return NULL;
673 }
674
Dave Airlief453ba02008-11-07 14:05:41 -0800675 drm_mode_set_name(mode);
676
Michel Dänzer0454bea2009-06-15 16:56:07 +0200677 if (pt->misc & DRM_EDID_PT_INTERLACED)
Dave Airlief453ba02008-11-07 14:05:41 -0800678 mode->flags |= DRM_MODE_FLAG_INTERLACE;
679
680 if (quirks & EDID_QUIRK_DETAILED_SYNC_PP) {
Michel Dänzer0454bea2009-06-15 16:56:07 +0200681 pt->misc |= DRM_EDID_PT_HSYNC_POSITIVE | DRM_EDID_PT_VSYNC_POSITIVE;
Dave Airlief453ba02008-11-07 14:05:41 -0800682 }
683
Michel Dänzer0454bea2009-06-15 16:56:07 +0200684 mode->flags |= (pt->misc & DRM_EDID_PT_HSYNC_POSITIVE) ?
685 DRM_MODE_FLAG_PHSYNC : DRM_MODE_FLAG_NHSYNC;
686 mode->flags |= (pt->misc & DRM_EDID_PT_VSYNC_POSITIVE) ?
687 DRM_MODE_FLAG_PVSYNC : DRM_MODE_FLAG_NVSYNC;
Dave Airlief453ba02008-11-07 14:05:41 -0800688
Michel Dänzere14cbee2009-06-23 12:36:32 +0200689 mode->width_mm = pt->width_mm_lo | (pt->width_height_mm_hi & 0xf0) << 4;
690 mode->height_mm = pt->height_mm_lo | (pt->width_height_mm_hi & 0xf) << 8;
Dave Airlief453ba02008-11-07 14:05:41 -0800691
692 if (quirks & EDID_QUIRK_DETAILED_IN_CM) {
693 mode->width_mm *= 10;
694 mode->height_mm *= 10;
695 }
696
697 if (quirks & EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE) {
698 mode->width_mm = edid->width_cm * 10;
699 mode->height_mm = edid->height_cm * 10;
700 }
701
702 return mode;
703}
704
705/*
706 * Detailed mode info for the EDID "established modes" data to use.
707 */
708static struct drm_display_mode edid_est_modes[] = {
709 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 40000, 800, 840,
710 968, 1056, 0, 600, 601, 605, 628, 0,
711 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@60Hz */
712 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 36000, 800, 824,
713 896, 1024, 0, 600, 601, 603, 625, 0,
714 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@56Hz */
715 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 656,
716 720, 840, 0, 480, 481, 484, 500, 0,
717 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@75Hz */
718 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 664,
719 704, 832, 0, 480, 489, 491, 520, 0,
720 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@72Hz */
721 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 30240, 640, 704,
722 768, 864, 0, 480, 483, 486, 525, 0,
723 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@67Hz */
724 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 25200, 640, 656,
725 752, 800, 0, 480, 490, 492, 525, 0,
726 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@60Hz */
727 { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 35500, 720, 738,
728 846, 900, 0, 400, 421, 423, 449, 0,
729 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 720x400@88Hz */
730 { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 28320, 720, 738,
731 846, 900, 0, 400, 412, 414, 449, 0,
732 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 720x400@70Hz */
733 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 135000, 1280, 1296,
734 1440, 1688, 0, 1024, 1025, 1028, 1066, 0,
735 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1280x1024@75Hz */
736 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 78800, 1024, 1040,
737 1136, 1312, 0, 768, 769, 772, 800, 0,
738 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1024x768@75Hz */
739 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 75000, 1024, 1048,
740 1184, 1328, 0, 768, 771, 777, 806, 0,
741 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 1024x768@70Hz */
742 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 65000, 1024, 1048,
743 1184, 1344, 0, 768, 771, 777, 806, 0,
744 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 1024x768@60Hz */
745 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER,44900, 1024, 1032,
746 1208, 1264, 0, 768, 768, 776, 817, 0,
747 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_INTERLACE) }, /* 1024x768@43Hz */
748 { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 57284, 832, 864,
749 928, 1152, 0, 624, 625, 628, 667, 0,
750 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 832x624@75Hz */
751 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 49500, 800, 816,
752 896, 1056, 0, 600, 601, 604, 625, 0,
753 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@75Hz */
754 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 50000, 800, 856,
755 976, 1040, 0, 600, 637, 643, 666, 0,
756 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@72Hz */
757 { DRM_MODE("1152x864", DRM_MODE_TYPE_DRIVER, 108000, 1152, 1216,
758 1344, 1600, 0, 864, 865, 868, 900, 0,
759 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1152x864@75Hz */
760};
761
762#define EDID_EST_TIMINGS 16
763#define EDID_STD_TIMINGS 8
764#define EDID_DETAILED_TIMINGS 4
765
766/**
767 * add_established_modes - get est. modes from EDID and add them
768 * @edid: EDID block to scan
769 *
770 * Each EDID block contains a bitmap of the supported "established modes" list
771 * (defined above). Tease them out and add them to the global modes list.
772 */
773static int add_established_modes(struct drm_connector *connector, struct edid *edid)
774{
775 struct drm_device *dev = connector->dev;
776 unsigned long est_bits = edid->established_timings.t1 |
777 (edid->established_timings.t2 << 8) |
778 ((edid->established_timings.mfg_rsvd & 0x80) << 9);
779 int i, modes = 0;
780
781 for (i = 0; i <= EDID_EST_TIMINGS; i++)
782 if (est_bits & (1<<i)) {
783 struct drm_display_mode *newmode;
784 newmode = drm_mode_duplicate(dev, &edid_est_modes[i]);
785 if (newmode) {
786 drm_mode_probed_add(connector, newmode);
787 modes++;
788 }
789 }
790
791 return modes;
792}
Zhao Yakui5c612592009-06-22 13:17:10 +0800793/**
794 * stanard_timing_level - get std. timing level(CVT/GTF/DMT)
795 * @edid: EDID block to scan
796 */
797static int standard_timing_level(struct edid *edid)
798{
799 if (edid->revision >= 2) {
800 if (edid->revision >= 4 && (edid->features & DRM_EDID_FEATURE_DEFAULT_GTF))
801 return LEVEL_CVT;
802 return LEVEL_GTF;
803 }
804 return LEVEL_DMT;
805}
Dave Airlief453ba02008-11-07 14:05:41 -0800806
807/**
808 * add_standard_modes - get std. modes from EDID and add them
809 * @edid: EDID block to scan
810 *
811 * Standard modes can be calculated using the CVT standard. Grab them from
812 * @edid, calculate them, and add them to the list.
813 */
814static int add_standard_modes(struct drm_connector *connector, struct edid *edid)
815{
816 struct drm_device *dev = connector->dev;
817 int i, modes = 0;
Zhao Yakui5c612592009-06-22 13:17:10 +0800818 int timing_level;
819
820 timing_level = standard_timing_level(edid);
Dave Airlief453ba02008-11-07 14:05:41 -0800821
822 for (i = 0; i < EDID_STD_TIMINGS; i++) {
823 struct std_timing *t = &edid->standard_timings[i];
824 struct drm_display_mode *newmode;
825
826 /* If std timings bytes are 1, 1 it's empty */
Michel Dänzer0454bea2009-06-15 16:56:07 +0200827 if (t->hsize == 1 && t->vfreq_aspect == 1)
Dave Airlief453ba02008-11-07 14:05:41 -0800828 continue;
829
Zhao Yakui5c612592009-06-22 13:17:10 +0800830 newmode = drm_mode_std(dev, &edid->standard_timings[i],
Adam Jacksonf066a172009-09-23 17:31:21 -0400831 edid->revision, timing_level);
Dave Airlief453ba02008-11-07 14:05:41 -0800832 if (newmode) {
833 drm_mode_probed_add(connector, newmode);
834 modes++;
835 }
836 }
837
838 return modes;
839}
840
841/**
842 * add_detailed_modes - get detailed mode info from EDID data
843 * @connector: attached connector
844 * @edid: EDID block to scan
845 * @quirks: quirks to apply
846 *
847 * Some of the detailed timing sections may contain mode information. Grab
848 * it and add it to the list.
849 */
850static int add_detailed_info(struct drm_connector *connector,
851 struct edid *edid, u32 quirks)
852{
853 struct drm_device *dev = connector->dev;
854 int i, j, modes = 0;
Zhao Yakui5c612592009-06-22 13:17:10 +0800855 int timing_level;
856
857 timing_level = standard_timing_level(edid);
Dave Airlief453ba02008-11-07 14:05:41 -0800858
859 for (i = 0; i < EDID_DETAILED_TIMINGS; i++) {
860 struct detailed_timing *timing = &edid->detailed_timings[i];
861 struct detailed_non_pixel *data = &timing->data.other_data;
862 struct drm_display_mode *newmode;
863
Dave Airlieebb177d2009-08-15 12:25:08 +1000864 /* X server check is version 1.1 or higher */
865 if (edid->version == 1 && edid->revision >= 1 &&
866 !timing->pixel_clock) {
867 /* Other timing or info */
868 switch (data->type) {
869 case EDID_DETAIL_MONITOR_SERIAL:
870 break;
871 case EDID_DETAIL_MONITOR_STRING:
872 break;
873 case EDID_DETAIL_MONITOR_RANGE:
874 /* Get monitor range data */
875 break;
876 case EDID_DETAIL_MONITOR_NAME:
877 break;
878 case EDID_DETAIL_MONITOR_CPDATA:
879 break;
880 case EDID_DETAIL_STD_MODES:
Adam Jackson93dc6c22009-09-23 17:31:09 -0400881 for (j = 0; j < 6; i++) {
Dave Airlieebb177d2009-08-15 12:25:08 +1000882 struct std_timing *std;
883 struct drm_display_mode *newmode;
Dave Airlief453ba02008-11-07 14:05:41 -0800884
Dave Airlieebb177d2009-08-15 12:25:08 +1000885 std = &data->data.timings[j];
Dave Airlie51c8b402009-08-20 13:38:04 +1000886 newmode = drm_mode_std(dev, std,
Adam Jacksonf066a172009-09-23 17:31:21 -0400887 edid->revision,
Dave Airlie51c8b402009-08-20 13:38:04 +1000888 timing_level);
Dave Airlieebb177d2009-08-15 12:25:08 +1000889 if (newmode) {
890 drm_mode_probed_add(connector, newmode);
891 modes++;
892 }
893 }
894 break;
895 default:
896 break;
897 }
898 } else {
Dave Airlief453ba02008-11-07 14:05:41 -0800899 newmode = drm_mode_detailed(dev, edid, timing, quirks);
900 if (!newmode)
901 continue;
902
903 /* First detailed mode is preferred */
Michel Dänzer0454bea2009-06-15 16:56:07 +0200904 if (i == 0 && (edid->features & DRM_EDID_FEATURE_PREFERRED_TIMING))
Dave Airlief453ba02008-11-07 14:05:41 -0800905 newmode->type |= DRM_MODE_TYPE_PREFERRED;
906 drm_mode_probed_add(connector, newmode);
907
908 modes++;
Dave Airlief453ba02008-11-07 14:05:41 -0800909 }
910 }
911
912 return modes;
913}
Zhao Yakui882f0212009-08-26 18:20:49 +0800914/**
915 * add_detailed_mode_eedid - get detailed mode info from addtional timing
916 * EDID block
917 * @connector: attached connector
918 * @edid: EDID block to scan(It is only to get addtional timing EDID block)
919 * @quirks: quirks to apply
920 *
921 * Some of the detailed timing sections may contain mode information. Grab
922 * it and add it to the list.
923 */
924static int add_detailed_info_eedid(struct drm_connector *connector,
925 struct edid *edid, u32 quirks)
926{
927 struct drm_device *dev = connector->dev;
928 int i, j, modes = 0;
929 char *edid_ext = NULL;
930 struct detailed_timing *timing;
931 struct detailed_non_pixel *data;
932 struct drm_display_mode *newmode;
933 int edid_ext_num;
934 int start_offset, end_offset;
935 int timing_level;
936
937 if (edid->version == 1 && edid->revision < 3) {
938 /* If the EDID version is less than 1.3, there is no
939 * extension EDID.
940 */
941 return 0;
942 }
943 if (!edid->extensions) {
944 /* if there is no extension EDID, it is unnecessary to
945 * parse the E-EDID to get detailed info
946 */
947 return 0;
948 }
949
950 /* Chose real EDID extension number */
951 edid_ext_num = edid->extensions > MAX_EDID_EXT_NUM ?
952 MAX_EDID_EXT_NUM : edid->extensions;
953
954 /* Find CEA extension */
955 for (i = 0; i < edid_ext_num; i++) {
956 edid_ext = (char *)edid + EDID_LENGTH * (i + 1);
957 /* This block is CEA extension */
958 if (edid_ext[0] == 0x02)
959 break;
960 }
961
962 if (i == edid_ext_num) {
963 /* if there is no additional timing EDID block, return */
964 return 0;
965 }
966
967 /* Get the start offset of detailed timing block */
968 start_offset = edid_ext[2];
969 if (start_offset == 0) {
970 /* If the start_offset is zero, it means that neither detailed
971 * info nor data block exist. In such case it is also
972 * unnecessary to parse the detailed timing info.
973 */
974 return 0;
975 }
976
977 timing_level = standard_timing_level(edid);
978 end_offset = EDID_LENGTH;
979 end_offset -= sizeof(struct detailed_timing);
980 for (i = start_offset; i < end_offset;
981 i += sizeof(struct detailed_timing)) {
982 timing = (struct detailed_timing *)(edid_ext + i);
983 data = &timing->data.other_data;
984 /* Detailed mode timing */
985 if (timing->pixel_clock) {
986 newmode = drm_mode_detailed(dev, edid, timing, quirks);
987 if (!newmode)
988 continue;
989
990 drm_mode_probed_add(connector, newmode);
991
992 modes++;
993 continue;
994 }
995
996 /* Other timing or info */
997 switch (data->type) {
998 case EDID_DETAIL_MONITOR_SERIAL:
999 break;
1000 case EDID_DETAIL_MONITOR_STRING:
1001 break;
1002 case EDID_DETAIL_MONITOR_RANGE:
1003 /* Get monitor range data */
1004 break;
1005 case EDID_DETAIL_MONITOR_NAME:
1006 break;
1007 case EDID_DETAIL_MONITOR_CPDATA:
1008 break;
1009 case EDID_DETAIL_STD_MODES:
1010 /* Five modes per detailed section */
1011 for (j = 0; j < 5; i++) {
1012 struct std_timing *std;
1013 struct drm_display_mode *newmode;
1014
1015 std = &data->data.timings[j];
Adam Jacksonf066a172009-09-23 17:31:21 -04001016 newmode = drm_mode_std(dev, std,
1017 edid->revision,
1018 timing_level);
Zhao Yakui882f0212009-08-26 18:20:49 +08001019 if (newmode) {
1020 drm_mode_probed_add(connector, newmode);
1021 modes++;
1022 }
1023 }
1024 break;
1025 default:
1026 break;
1027 }
1028 }
1029
1030 return modes;
1031}
Dave Airlief453ba02008-11-07 14:05:41 -08001032
1033#define DDC_ADDR 0x50
Ma Ling167f3a02009-03-20 14:09:48 +08001034/**
1035 * Get EDID information via I2C.
1036 *
1037 * \param adapter : i2c device adaptor
1038 * \param buf : EDID data buffer to be filled
1039 * \param len : EDID data buffer length
1040 * \return 0 on success or -1 on failure.
1041 *
1042 * Try to fetch EDID information by calling i2c driver function.
1043 */
1044int drm_do_probe_ddc_edid(struct i2c_adapter *adapter,
1045 unsigned char *buf, int len)
Dave Airlief453ba02008-11-07 14:05:41 -08001046{
1047 unsigned char start = 0x0;
Dave Airlief453ba02008-11-07 14:05:41 -08001048 struct i2c_msg msgs[] = {
1049 {
1050 .addr = DDC_ADDR,
1051 .flags = 0,
1052 .len = 1,
1053 .buf = &start,
1054 }, {
1055 .addr = DDC_ADDR,
1056 .flags = I2C_M_RD,
Ma Ling167f3a02009-03-20 14:09:48 +08001057 .len = len,
Dave Airlief453ba02008-11-07 14:05:41 -08001058 .buf = buf,
1059 }
1060 };
1061
Dave Airlief453ba02008-11-07 14:05:41 -08001062 if (i2c_transfer(adapter, msgs, 2) == 2)
Ma Ling167f3a02009-03-20 14:09:48 +08001063 return 0;
Dave Airlief453ba02008-11-07 14:05:41 -08001064
Ma Ling167f3a02009-03-20 14:09:48 +08001065 return -1;
Dave Airlief453ba02008-11-07 14:05:41 -08001066}
1067EXPORT_SYMBOL(drm_do_probe_ddc_edid);
1068
Ma Ling167f3a02009-03-20 14:09:48 +08001069static int drm_ddc_read_edid(struct drm_connector *connector,
1070 struct i2c_adapter *adapter,
1071 char *buf, int len)
1072{
Adam Jackson47ee4cc2009-11-23 14:23:05 -05001073 int i;
Ma Ling167f3a02009-03-20 14:09:48 +08001074
Adam Jackson47ee4cc2009-11-23 14:23:05 -05001075 for (i = 0; i < 4; i++) {
1076 if (drm_do_probe_ddc_edid(adapter, buf, len))
1077 return -1;
1078 if (edid_is_valid((struct edid *)buf))
1079 return 0;
Ma Ling167f3a02009-03-20 14:09:48 +08001080 }
Adam Jackson47ee4cc2009-11-23 14:23:05 -05001081
1082 /* repeated checksum failures; warn, but carry on */
1083 dev_warn(&connector->dev->pdev->dev, "%s: EDID invalid.\n",
1084 drm_get_connector_name(connector));
1085 return -1;
Ma Ling167f3a02009-03-20 14:09:48 +08001086}
1087
Dave Airlief453ba02008-11-07 14:05:41 -08001088/**
1089 * drm_get_edid - get EDID data, if available
1090 * @connector: connector we're probing
1091 * @adapter: i2c adapter to use for DDC
1092 *
1093 * Poke the given connector's i2c channel to grab EDID data if possible.
1094 *
1095 * Return edid data or NULL if we couldn't find any.
1096 */
1097struct edid *drm_get_edid(struct drm_connector *connector,
1098 struct i2c_adapter *adapter)
1099{
Ma Ling167f3a02009-03-20 14:09:48 +08001100 int ret;
Dave Airlief453ba02008-11-07 14:05:41 -08001101 struct edid *edid;
1102
Ma Ling167f3a02009-03-20 14:09:48 +08001103 edid = kmalloc(EDID_LENGTH * (MAX_EDID_EXT_NUM + 1),
1104 GFP_KERNEL);
1105 if (edid == NULL) {
1106 dev_warn(&connector->dev->pdev->dev,
1107 "Failed to allocate EDID\n");
1108 goto end;
Dave Airlief453ba02008-11-07 14:05:41 -08001109 }
Ma Ling167f3a02009-03-20 14:09:48 +08001110
1111 /* Read first EDID block */
1112 ret = drm_ddc_read_edid(connector, adapter,
1113 (unsigned char *)edid, EDID_LENGTH);
1114 if (ret != 0)
1115 goto clean_up;
1116
1117 /* There are EDID extensions to be read */
1118 if (edid->extensions != 0) {
1119 int edid_ext_num = edid->extensions;
1120
1121 if (edid_ext_num > MAX_EDID_EXT_NUM) {
1122 dev_warn(&connector->dev->pdev->dev,
1123 "The number of extension(%d) is "
1124 "over max (%d), actually read number (%d)\n",
1125 edid_ext_num, MAX_EDID_EXT_NUM,
1126 MAX_EDID_EXT_NUM);
1127 /* Reset EDID extension number to be read */
1128 edid_ext_num = MAX_EDID_EXT_NUM;
1129 }
1130 /* Read EDID including extensions too */
1131 ret = drm_ddc_read_edid(connector, adapter, (char *)edid,
1132 EDID_LENGTH * (edid_ext_num + 1));
1133 if (ret != 0)
1134 goto clean_up;
1135
Dave Airlief453ba02008-11-07 14:05:41 -08001136 }
1137
1138 connector->display_info.raw_edid = (char *)edid;
Ma Ling167f3a02009-03-20 14:09:48 +08001139 goto end;
Dave Airlief453ba02008-11-07 14:05:41 -08001140
Ma Ling167f3a02009-03-20 14:09:48 +08001141clean_up:
1142 kfree(edid);
1143 edid = NULL;
1144end:
Dave Airlief453ba02008-11-07 14:05:41 -08001145 return edid;
Ma Ling167f3a02009-03-20 14:09:48 +08001146
Dave Airlief453ba02008-11-07 14:05:41 -08001147}
1148EXPORT_SYMBOL(drm_get_edid);
1149
Ma Lingf23c20c2009-03-26 19:26:23 +08001150#define HDMI_IDENTIFIER 0x000C03
1151#define VENDOR_BLOCK 0x03
1152/**
1153 * drm_detect_hdmi_monitor - detect whether monitor is hdmi.
1154 * @edid: monitor EDID information
1155 *
1156 * Parse the CEA extension according to CEA-861-B.
1157 * Return true if HDMI, false if not or unknown.
1158 */
1159bool drm_detect_hdmi_monitor(struct edid *edid)
1160{
1161 char *edid_ext = NULL;
1162 int i, hdmi_id, edid_ext_num;
1163 int start_offset, end_offset;
1164 bool is_hdmi = false;
1165
1166 /* No EDID or EDID extensions */
1167 if (edid == NULL || edid->extensions == 0)
1168 goto end;
1169
1170 /* Chose real EDID extension number */
1171 edid_ext_num = edid->extensions > MAX_EDID_EXT_NUM ?
1172 MAX_EDID_EXT_NUM : edid->extensions;
1173
1174 /* Find CEA extension */
1175 for (i = 0; i < edid_ext_num; i++) {
1176 edid_ext = (char *)edid + EDID_LENGTH * (i + 1);
1177 /* This block is CEA extension */
1178 if (edid_ext[0] == 0x02)
1179 break;
1180 }
1181
1182 if (i == edid_ext_num)
1183 goto end;
1184
1185 /* Data block offset in CEA extension block */
1186 start_offset = 4;
1187 end_offset = edid_ext[2];
1188
1189 /*
1190 * Because HDMI identifier is in Vendor Specific Block,
1191 * search it from all data blocks of CEA extension.
1192 */
1193 for (i = start_offset; i < end_offset;
1194 /* Increased by data block len */
1195 i += ((edid_ext[i] & 0x1f) + 1)) {
1196 /* Find vendor specific block */
1197 if ((edid_ext[i] >> 5) == VENDOR_BLOCK) {
1198 hdmi_id = edid_ext[i + 1] | (edid_ext[i + 2] << 8) |
1199 edid_ext[i + 3] << 16;
1200 /* Find HDMI identifier */
1201 if (hdmi_id == HDMI_IDENTIFIER)
1202 is_hdmi = true;
1203 break;
1204 }
1205 }
1206
1207end:
1208 return is_hdmi;
1209}
1210EXPORT_SYMBOL(drm_detect_hdmi_monitor);
1211
Dave Airlief453ba02008-11-07 14:05:41 -08001212/**
1213 * drm_add_edid_modes - add modes from EDID data, if available
1214 * @connector: connector we're probing
1215 * @edid: edid data
1216 *
1217 * Add the specified modes to the connector's mode list.
1218 *
1219 * Return number of modes added or 0 if we couldn't find any.
1220 */
1221int drm_add_edid_modes(struct drm_connector *connector, struct edid *edid)
1222{
1223 int num_modes = 0;
1224 u32 quirks;
1225
1226 if (edid == NULL) {
1227 return 0;
1228 }
1229 if (!edid_is_valid(edid)) {
1230 dev_warn(&connector->dev->pdev->dev, "%s: EDID invalid.\n",
1231 drm_get_connector_name(connector));
1232 return 0;
1233 }
1234
1235 quirks = edid_get_quirks(edid);
1236
1237 num_modes += add_established_modes(connector, edid);
1238 num_modes += add_standard_modes(connector, edid);
1239 num_modes += add_detailed_info(connector, edid, quirks);
Zhao Yakui882f0212009-08-26 18:20:49 +08001240 num_modes += add_detailed_info_eedid(connector, edid, quirks);
Dave Airlief453ba02008-11-07 14:05:41 -08001241
1242 if (quirks & (EDID_QUIRK_PREFER_LARGE_60 | EDID_QUIRK_PREFER_LARGE_75))
1243 edid_fixup_preferred(connector, quirks);
1244
Michel Dänzer0454bea2009-06-15 16:56:07 +02001245 connector->display_info.serration_vsync = (edid->input & DRM_EDID_INPUT_SERRATION_VSYNC) ? 1 : 0;
1246 connector->display_info.sync_on_green = (edid->input & DRM_EDID_INPUT_SYNC_ON_GREEN) ? 1 : 0;
1247 connector->display_info.composite_sync = (edid->input & DRM_EDID_INPUT_COMPOSITE_SYNC) ? 1 : 0;
1248 connector->display_info.separate_syncs = (edid->input & DRM_EDID_INPUT_SEPARATE_SYNCS) ? 1 : 0;
1249 connector->display_info.blank_to_black = (edid->input & DRM_EDID_INPUT_BLANK_TO_BLACK) ? 1 : 0;
1250 connector->display_info.video_level = (edid->input & DRM_EDID_INPUT_VIDEO_LEVEL) >> 5;
1251 connector->display_info.digital = (edid->input & DRM_EDID_INPUT_DIGITAL) ? 1 : 0;
Dave Airlief453ba02008-11-07 14:05:41 -08001252 connector->display_info.width_mm = edid->width_cm * 10;
1253 connector->display_info.height_mm = edid->height_cm * 10;
1254 connector->display_info.gamma = edid->gamma;
Michel Dänzer0454bea2009-06-15 16:56:07 +02001255 connector->display_info.gtf_supported = (edid->features & DRM_EDID_FEATURE_DEFAULT_GTF) ? 1 : 0;
1256 connector->display_info.standard_color = (edid->features & DRM_EDID_FEATURE_STANDARD_COLOR) ? 1 : 0;
1257 connector->display_info.display_type = (edid->features & DRM_EDID_FEATURE_DISPLAY_TYPE) >> 3;
1258 connector->display_info.active_off_supported = (edid->features & DRM_EDID_FEATURE_PM_ACTIVE_OFF) ? 1 : 0;
1259 connector->display_info.suspend_supported = (edid->features & DRM_EDID_FEATURE_PM_SUSPEND) ? 1 : 0;
1260 connector->display_info.standby_supported = (edid->features & DRM_EDID_FEATURE_PM_STANDBY) ? 1 : 0;
Dave Airlief453ba02008-11-07 14:05:41 -08001261 connector->display_info.gamma = edid->gamma;
1262
1263 return num_modes;
1264}
1265EXPORT_SYMBOL(drm_add_edid_modes);
Zhao Yakuif0fda0a2009-09-03 09:33:48 +08001266
1267/**
1268 * drm_add_modes_noedid - add modes for the connectors without EDID
1269 * @connector: connector we're probing
1270 * @hdisplay: the horizontal display limit
1271 * @vdisplay: the vertical display limit
1272 *
1273 * Add the specified modes to the connector's mode list. Only when the
1274 * hdisplay/vdisplay is not beyond the given limit, it will be added.
1275 *
1276 * Return number of modes added or 0 if we couldn't find any.
1277 */
1278int drm_add_modes_noedid(struct drm_connector *connector,
1279 int hdisplay, int vdisplay)
1280{
1281 int i, count, num_modes = 0;
1282 struct drm_display_mode *mode, *ptr;
1283 struct drm_device *dev = connector->dev;
1284
1285 count = sizeof(drm_dmt_modes) / sizeof(struct drm_display_mode);
1286 if (hdisplay < 0)
1287 hdisplay = 0;
1288 if (vdisplay < 0)
1289 vdisplay = 0;
1290
1291 for (i = 0; i < count; i++) {
1292 ptr = &drm_dmt_modes[i];
1293 if (hdisplay && vdisplay) {
1294 /*
1295 * Only when two are valid, they will be used to check
1296 * whether the mode should be added to the mode list of
1297 * the connector.
1298 */
1299 if (ptr->hdisplay > hdisplay ||
1300 ptr->vdisplay > vdisplay)
1301 continue;
1302 }
Adam Jacksonf985ded2009-11-23 14:23:04 -05001303 if (drm_mode_vrefresh(ptr) > 61)
1304 continue;
Zhao Yakuif0fda0a2009-09-03 09:33:48 +08001305 mode = drm_mode_duplicate(dev, ptr);
1306 if (mode) {
1307 drm_mode_probed_add(connector, mode);
1308 num_modes++;
1309 }
1310 }
1311 return num_modes;
1312}
1313EXPORT_SYMBOL(drm_add_modes_noedid);