Ben Chan | 78647cd | 2016-06-26 22:02:47 -0400 | [diff] [blame] | 1 | /* Copyright (c) 2016, The Linux Foundation. All rights reserved. |
| 2 | * |
| 3 | * This program is free software; you can redistribute it and/or modify |
| 4 | * it under the terms of the GNU General Public License version 2 and |
| 5 | * only version 2 as published by the Free Software Foundation. |
| 6 | * |
| 7 | * This program is distributed in the hope that it will be useful, |
| 8 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 9 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 10 | * GNU General Public License for more details. |
| 11 | */ |
| 12 | |
| 13 | #include <linux/bitops.h> |
| 14 | #include <linux/slab.h> |
| 15 | |
| 16 | #include "sde_kms.h" |
| 17 | #include "sde_hw_interrupts.h" |
Clarence Ip | c475b08 | 2016-06-26 09:27:23 -0400 | [diff] [blame] | 18 | #include "sde_hw_util.h" |
Ben Chan | 78647cd | 2016-06-26 22:02:47 -0400 | [diff] [blame] | 19 | #include "sde_hw_mdss.h" |
| 20 | |
| 21 | /** |
| 22 | * Register offsets in MDSS register file for the interrupt registers |
| 23 | * w.r.t. to the MDSS base |
| 24 | */ |
| 25 | #define HW_INTR_STATUS 0x0010 |
| 26 | #define MDP_SSPP_TOP0_OFF 0x1000 |
| 27 | #define MDP_INTF_0_OFF 0x6B000 |
| 28 | #define MDP_INTF_1_OFF 0x6B800 |
| 29 | #define MDP_INTF_2_OFF 0x6C000 |
| 30 | #define MDP_INTF_3_OFF 0x6C800 |
| 31 | #define MDP_INTF_4_OFF 0x6D000 |
| 32 | |
| 33 | /** |
| 34 | * WB interrupt status bit definitions |
| 35 | */ |
| 36 | #define SDE_INTR_WB_0_DONE BIT(0) |
| 37 | #define SDE_INTR_WB_1_DONE BIT(1) |
| 38 | #define SDE_INTR_WB_2_DONE BIT(4) |
| 39 | |
| 40 | /** |
| 41 | * WDOG timer interrupt status bit definitions |
| 42 | */ |
| 43 | #define SDE_INTR_WD_TIMER_0_DONE BIT(2) |
| 44 | #define SDE_INTR_WD_TIMER_1_DONE BIT(3) |
| 45 | #define SDE_INTR_WD_TIMER_2_DONE BIT(5) |
| 46 | #define SDE_INTR_WD_TIMER_3_DONE BIT(6) |
| 47 | #define SDE_INTR_WD_TIMER_4_DONE BIT(7) |
| 48 | |
| 49 | /** |
| 50 | * Pingpong interrupt status bit definitions |
| 51 | */ |
| 52 | #define SDE_INTR_PING_PONG_0_DONE BIT(8) |
| 53 | #define SDE_INTR_PING_PONG_1_DONE BIT(9) |
| 54 | #define SDE_INTR_PING_PONG_2_DONE BIT(10) |
| 55 | #define SDE_INTR_PING_PONG_3_DONE BIT(11) |
| 56 | #define SDE_INTR_PING_PONG_0_RD_PTR BIT(12) |
| 57 | #define SDE_INTR_PING_PONG_1_RD_PTR BIT(13) |
| 58 | #define SDE_INTR_PING_PONG_2_RD_PTR BIT(14) |
| 59 | #define SDE_INTR_PING_PONG_3_RD_PTR BIT(15) |
| 60 | #define SDE_INTR_PING_PONG_0_WR_PTR BIT(16) |
| 61 | #define SDE_INTR_PING_PONG_1_WR_PTR BIT(17) |
| 62 | #define SDE_INTR_PING_PONG_2_WR_PTR BIT(18) |
| 63 | #define SDE_INTR_PING_PONG_3_WR_PTR BIT(19) |
| 64 | #define SDE_INTR_PING_PONG_0_AUTOREFRESH_DONE BIT(20) |
| 65 | #define SDE_INTR_PING_PONG_1_AUTOREFRESH_DONE BIT(21) |
| 66 | #define SDE_INTR_PING_PONG_2_AUTOREFRESH_DONE BIT(22) |
| 67 | #define SDE_INTR_PING_PONG_3_AUTOREFRESH_DONE BIT(23) |
| 68 | |
| 69 | /** |
| 70 | * Interface interrupt status bit definitions |
| 71 | */ |
| 72 | #define SDE_INTR_INTF_0_UNDERRUN BIT(24) |
| 73 | #define SDE_INTR_INTF_1_UNDERRUN BIT(26) |
| 74 | #define SDE_INTR_INTF_2_UNDERRUN BIT(28) |
| 75 | #define SDE_INTR_INTF_3_UNDERRUN BIT(30) |
| 76 | #define SDE_INTR_INTF_0_VSYNC BIT(25) |
| 77 | #define SDE_INTR_INTF_1_VSYNC BIT(27) |
| 78 | #define SDE_INTR_INTF_2_VSYNC BIT(29) |
| 79 | #define SDE_INTR_INTF_3_VSYNC BIT(31) |
| 80 | |
| 81 | /** |
| 82 | * Pingpong Secondary interrupt status bit definitions |
| 83 | */ |
| 84 | #define SDE_INTR_PING_PONG_S0_AUTOREFRESH_DONE BIT(0) |
| 85 | #define SDE_INTR_PING_PONG_S0_WR_PTR BIT(4) |
| 86 | #define SDE_INTR_PING_PONG_S0_RD_PTR BIT(8) |
| 87 | #define SDE_INTR_PING_PONG_S0_TEAR_DETECTED BIT(22) |
| 88 | #define SDE_INTR_PING_PONG_S0_TE_DETECTED BIT(28) |
| 89 | |
| 90 | /** |
| 91 | * Pingpong TEAR detection interrupt status bit definitions |
| 92 | */ |
| 93 | #define SDE_INTR_PING_PONG_0_TEAR_DETECTED BIT(16) |
| 94 | #define SDE_INTR_PING_PONG_1_TEAR_DETECTED BIT(17) |
| 95 | #define SDE_INTR_PING_PONG_2_TEAR_DETECTED BIT(18) |
| 96 | #define SDE_INTR_PING_PONG_3_TEAR_DETECTED BIT(19) |
| 97 | |
| 98 | /** |
| 99 | * Pingpong TE detection interrupt status bit definitions |
| 100 | */ |
| 101 | #define SDE_INTR_PING_PONG_0_TE_DETECTED BIT(24) |
| 102 | #define SDE_INTR_PING_PONG_1_TE_DETECTED BIT(25) |
| 103 | #define SDE_INTR_PING_PONG_2_TE_DETECTED BIT(26) |
| 104 | #define SDE_INTR_PING_PONG_3_TE_DETECTED BIT(27) |
| 105 | |
| 106 | /** |
| 107 | * Concurrent WB overflow interrupt status bit definitions |
| 108 | */ |
| 109 | #define SDE_INTR_CWB_2_OVERFLOW BIT(14) |
| 110 | #define SDE_INTR_CWB_3_OVERFLOW BIT(15) |
| 111 | |
| 112 | /** |
| 113 | * Histogram VIG done interrupt status bit definitions |
| 114 | */ |
| 115 | #define SDE_INTR_HIST_VIG_0_DONE BIT(0) |
| 116 | #define SDE_INTR_HIST_VIG_1_DONE BIT(4) |
| 117 | #define SDE_INTR_HIST_VIG_2_DONE BIT(8) |
| 118 | #define SDE_INTR_HIST_VIG_3_DONE BIT(10) |
| 119 | |
| 120 | /** |
| 121 | * Histogram VIG reset Sequence done interrupt status bit definitions |
| 122 | */ |
| 123 | #define SDE_INTR_HIST_VIG_0_RSTSEQ_DONE BIT(1) |
| 124 | #define SDE_INTR_HIST_VIG_1_RSTSEQ_DONE BIT(5) |
| 125 | #define SDE_INTR_HIST_VIG_2_RSTSEQ_DONE BIT(9) |
| 126 | #define SDE_INTR_HIST_VIG_3_RSTSEQ_DONE BIT(11) |
| 127 | |
| 128 | /** |
| 129 | * Histogram DSPP done interrupt status bit definitions |
| 130 | */ |
| 131 | #define SDE_INTR_HIST_DSPP_0_DONE BIT(12) |
| 132 | #define SDE_INTR_HIST_DSPP_1_DONE BIT(16) |
| 133 | #define SDE_INTR_HIST_DSPP_2_DONE BIT(20) |
| 134 | #define SDE_INTR_HIST_DSPP_3_DONE BIT(22) |
| 135 | |
| 136 | /** |
| 137 | * Histogram DSPP reset Sequence done interrupt status bit definitions |
| 138 | */ |
| 139 | #define SDE_INTR_HIST_DSPP_0_RSTSEQ_DONE BIT(13) |
| 140 | #define SDE_INTR_HIST_DSPP_1_RSTSEQ_DONE BIT(17) |
| 141 | #define SDE_INTR_HIST_DSPP_2_RSTSEQ_DONE BIT(21) |
| 142 | #define SDE_INTR_HIST_DSPP_3_RSTSEQ_DONE BIT(23) |
| 143 | |
| 144 | /** |
| 145 | * INTF interrupt status bit definitions |
| 146 | */ |
| 147 | #define SDE_INTR_VIDEO_INTO_STATIC BIT(0) |
| 148 | #define SDE_INTR_VIDEO_OUTOF_STATIC BIT(1) |
| 149 | #define SDE_INTR_DSICMD_0_INTO_STATIC BIT(2) |
| 150 | #define SDE_INTR_DSICMD_0_OUTOF_STATIC BIT(3) |
| 151 | #define SDE_INTR_DSICMD_1_INTO_STATIC BIT(4) |
| 152 | #define SDE_INTR_DSICMD_1_OUTOF_STATIC BIT(5) |
| 153 | #define SDE_INTR_DSICMD_2_INTO_STATIC BIT(6) |
| 154 | #define SDE_INTR_DSICMD_2_OUTOF_STATIC BIT(7) |
| 155 | #define SDE_INTR_PROG_LINE BIT(8) |
| 156 | |
| 157 | /** |
| 158 | * struct sde_intr_reg - array of SDE register sets |
| 159 | * @clr_off: offset to CLEAR reg |
| 160 | * @en_off: offset to ENABLE reg |
| 161 | * @status_off: offset to STATUS reg |
| 162 | */ |
| 163 | struct sde_intr_reg { |
| 164 | u32 clr_off; |
| 165 | u32 en_off; |
| 166 | u32 status_off; |
| 167 | }; |
| 168 | |
| 169 | /** |
| 170 | * struct sde_irq_type - maps each irq with i/f |
| 171 | * @intr_type: type of interrupt listed in sde_intr_type |
| 172 | * @instance_idx: instance index of the associated HW block in SDE |
| 173 | * @irq_mask: corresponding bit in the interrupt status reg |
| 174 | * @reg_idx: which reg set to use |
| 175 | */ |
| 176 | struct sde_irq_type { |
| 177 | u32 intr_type; |
| 178 | u32 instance_idx; |
| 179 | u32 irq_mask; |
| 180 | u32 reg_idx; |
| 181 | }; |
| 182 | |
| 183 | /** |
| 184 | * List of SDE interrupt registers |
| 185 | */ |
| 186 | static const struct sde_intr_reg sde_intr_set[] = { |
| 187 | { |
| 188 | MDP_SSPP_TOP0_OFF+INTR_CLEAR, |
| 189 | MDP_SSPP_TOP0_OFF+INTR_EN, |
| 190 | MDP_SSPP_TOP0_OFF+INTR_STATUS |
| 191 | }, |
| 192 | { |
| 193 | MDP_SSPP_TOP0_OFF+INTR2_CLEAR, |
| 194 | MDP_SSPP_TOP0_OFF+INTR2_EN, |
| 195 | MDP_SSPP_TOP0_OFF+INTR2_STATUS |
| 196 | }, |
| 197 | { |
| 198 | MDP_SSPP_TOP0_OFF+HIST_INTR_CLEAR, |
| 199 | MDP_SSPP_TOP0_OFF+HIST_INTR_EN, |
| 200 | MDP_SSPP_TOP0_OFF+HIST_INTR_STATUS |
| 201 | }, |
| 202 | { |
| 203 | MDP_INTF_0_OFF+INTF_INTR_CLEAR, |
| 204 | MDP_INTF_0_OFF+INTF_INTR_EN, |
| 205 | MDP_INTF_0_OFF+INTF_INTR_STATUS |
| 206 | }, |
| 207 | { |
| 208 | MDP_INTF_1_OFF+INTF_INTR_CLEAR, |
| 209 | MDP_INTF_1_OFF+INTF_INTR_EN, |
| 210 | MDP_INTF_1_OFF+INTF_INTR_STATUS |
| 211 | }, |
| 212 | { |
| 213 | MDP_INTF_2_OFF+INTF_INTR_CLEAR, |
| 214 | MDP_INTF_2_OFF+INTF_INTR_EN, |
| 215 | MDP_INTF_2_OFF+INTF_INTR_STATUS |
| 216 | }, |
| 217 | { |
| 218 | MDP_INTF_3_OFF+INTF_INTR_CLEAR, |
| 219 | MDP_INTF_3_OFF+INTF_INTR_EN, |
| 220 | MDP_INTF_3_OFF+INTF_INTR_STATUS |
| 221 | }, |
| 222 | { |
| 223 | MDP_INTF_4_OFF+INTF_INTR_CLEAR, |
| 224 | MDP_INTF_4_OFF+INTF_INTR_EN, |
| 225 | MDP_INTF_4_OFF+INTF_INTR_STATUS |
| 226 | } |
| 227 | }; |
| 228 | |
| 229 | /** |
| 230 | * IRQ mapping table - use for lookup an irq_idx in this table that have |
| 231 | * a matching interface type and instance index. |
| 232 | */ |
| 233 | static const struct sde_irq_type sde_irq_map[] = { |
| 234 | /* BEGIN MAP_RANGE: 0-31, INTR */ |
| 235 | /* irq_idx: 0-3 */ |
| 236 | { SDE_IRQ_TYPE_WB_ROT_COMP, WB_0, SDE_INTR_WB_0_DONE, 0}, |
| 237 | { SDE_IRQ_TYPE_WB_ROT_COMP, WB_1, SDE_INTR_WB_1_DONE, 0}, |
| 238 | { SDE_IRQ_TYPE_WD_TIMER, WD_TIMER_0, SDE_INTR_WD_TIMER_0_DONE, 0}, |
| 239 | { SDE_IRQ_TYPE_WD_TIMER, WD_TIMER_1, SDE_INTR_WD_TIMER_1_DONE, 0}, |
| 240 | /* irq_idx: 4-7 */ |
| 241 | { SDE_IRQ_TYPE_WB_WFD_COMP, WB_2, SDE_INTR_WB_2_DONE, 0}, |
| 242 | { SDE_IRQ_TYPE_WD_TIMER, WD_TIMER_2, SDE_INTR_WD_TIMER_2_DONE, 0}, |
| 243 | { SDE_IRQ_TYPE_WD_TIMER, WD_TIMER_3, SDE_INTR_WD_TIMER_3_DONE, 0}, |
| 244 | { SDE_IRQ_TYPE_WD_TIMER, WD_TIMER_4, SDE_INTR_WD_TIMER_4_DONE, 0}, |
| 245 | /* irq_idx: 8-11 */ |
| 246 | { SDE_IRQ_TYPE_PING_PONG_COMP, PINGPONG_0, |
| 247 | SDE_INTR_PING_PONG_0_DONE, 0}, |
| 248 | { SDE_IRQ_TYPE_PING_PONG_COMP, PINGPONG_1, |
| 249 | SDE_INTR_PING_PONG_1_DONE, 0}, |
| 250 | { SDE_IRQ_TYPE_PING_PONG_COMP, PINGPONG_2, |
| 251 | SDE_INTR_PING_PONG_2_DONE, 0}, |
| 252 | { SDE_IRQ_TYPE_PING_PONG_COMP, PINGPONG_3, |
| 253 | SDE_INTR_PING_PONG_3_DONE, 0}, |
| 254 | /* irq_idx: 12-15 */ |
| 255 | { SDE_IRQ_TYPE_PING_PONG_RD_PTR, PINGPONG_0, |
| 256 | SDE_INTR_PING_PONG_0_RD_PTR, 0}, |
| 257 | { SDE_IRQ_TYPE_PING_PONG_RD_PTR, PINGPONG_1, |
| 258 | SDE_INTR_PING_PONG_1_RD_PTR, 0}, |
| 259 | { SDE_IRQ_TYPE_PING_PONG_RD_PTR, PINGPONG_2, |
| 260 | SDE_INTR_PING_PONG_2_RD_PTR, 0}, |
| 261 | { SDE_IRQ_TYPE_PING_PONG_RD_PTR, PINGPONG_3, |
| 262 | SDE_INTR_PING_PONG_3_RD_PTR, 0}, |
| 263 | /* irq_idx: 16-19 */ |
| 264 | { SDE_IRQ_TYPE_PING_PONG_WR_PTR, PINGPONG_0, |
| 265 | SDE_INTR_PING_PONG_0_WR_PTR, 0}, |
| 266 | { SDE_IRQ_TYPE_PING_PONG_WR_PTR, PINGPONG_1, |
| 267 | SDE_INTR_PING_PONG_1_WR_PTR, 0}, |
| 268 | { SDE_IRQ_TYPE_PING_PONG_WR_PTR, PINGPONG_2, |
| 269 | SDE_INTR_PING_PONG_2_WR_PTR, 0}, |
| 270 | { SDE_IRQ_TYPE_PING_PONG_WR_PTR, PINGPONG_3, |
| 271 | SDE_INTR_PING_PONG_3_WR_PTR, 0}, |
| 272 | /* irq_idx: 20-23 */ |
| 273 | { SDE_IRQ_TYPE_PING_PONG_AUTO_REF, PINGPONG_0, |
| 274 | SDE_INTR_PING_PONG_0_AUTOREFRESH_DONE, 0}, |
| 275 | { SDE_IRQ_TYPE_PING_PONG_AUTO_REF, PINGPONG_1, |
| 276 | SDE_INTR_PING_PONG_1_AUTOREFRESH_DONE, 0}, |
| 277 | { SDE_IRQ_TYPE_PING_PONG_AUTO_REF, PINGPONG_2, |
| 278 | SDE_INTR_PING_PONG_2_AUTOREFRESH_DONE, 0}, |
| 279 | { SDE_IRQ_TYPE_PING_PONG_AUTO_REF, PINGPONG_3, |
| 280 | SDE_INTR_PING_PONG_3_AUTOREFRESH_DONE, 0}, |
| 281 | /* irq_idx: 24-27 */ |
| 282 | { SDE_IRQ_TYPE_INTF_UNDER_RUN, INTF_0, SDE_INTR_INTF_0_UNDERRUN, 0}, |
| 283 | { SDE_IRQ_TYPE_INTF_VSYNC, INTF_0, SDE_INTR_INTF_0_VSYNC, 0}, |
| 284 | { SDE_IRQ_TYPE_INTF_UNDER_RUN, INTF_1, SDE_INTR_INTF_1_UNDERRUN, 0}, |
| 285 | { SDE_IRQ_TYPE_INTF_VSYNC, INTF_1, SDE_INTR_INTF_1_VSYNC, 0}, |
| 286 | /* irq_idx: 28-31 */ |
| 287 | { SDE_IRQ_TYPE_INTF_UNDER_RUN, INTF_2, SDE_INTR_INTF_2_UNDERRUN, 0}, |
| 288 | { SDE_IRQ_TYPE_INTF_VSYNC, INTF_2, SDE_INTR_INTF_2_VSYNC, 0}, |
| 289 | { SDE_IRQ_TYPE_INTF_UNDER_RUN, INTF_3, SDE_INTR_INTF_3_UNDERRUN, 0}, |
| 290 | { SDE_IRQ_TYPE_INTF_VSYNC, INTF_3, SDE_INTR_INTF_3_VSYNC, 0}, |
| 291 | |
| 292 | /* BEGIN MAP_RANGE: 32-64, INTR2 */ |
| 293 | /* irq_idx: 32-35 */ |
| 294 | { SDE_IRQ_TYPE_PING_PONG_AUTO_REF, PINGPONG_S0, |
| 295 | SDE_INTR_PING_PONG_S0_AUTOREFRESH_DONE, 1}, |
| 296 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 297 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 298 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 299 | /* irq_idx: 36-39 */ |
| 300 | { SDE_IRQ_TYPE_PING_PONG_WR_PTR, PINGPONG_S0, |
| 301 | SDE_INTR_PING_PONG_S0_WR_PTR, 1}, |
| 302 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 303 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 304 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 305 | /* irq_idx: 40-43 */ |
| 306 | { SDE_IRQ_TYPE_PING_PONG_RD_PTR, PINGPONG_S0, |
| 307 | SDE_INTR_PING_PONG_S0_RD_PTR, 1}, |
| 308 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 309 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 310 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 311 | /* irq_idx: 44-47 */ |
| 312 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 313 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 314 | { SDE_IRQ_TYPE_CWB_OVERFLOW, CWB_2, SDE_INTR_CWB_2_OVERFLOW, 1}, |
| 315 | { SDE_IRQ_TYPE_CWB_OVERFLOW, CWB_3, SDE_INTR_CWB_3_OVERFLOW, 1}, |
| 316 | /* irq_idx: 48-51 */ |
| 317 | { SDE_IRQ_TYPE_PING_PONG_TEAR_CHECK, PINGPONG_0, |
| 318 | SDE_INTR_PING_PONG_0_TEAR_DETECTED, 1}, |
| 319 | { SDE_IRQ_TYPE_PING_PONG_TEAR_CHECK, PINGPONG_1, |
| 320 | SDE_INTR_PING_PONG_1_TEAR_DETECTED, 1}, |
| 321 | { SDE_IRQ_TYPE_PING_PONG_TEAR_CHECK, PINGPONG_2, |
| 322 | SDE_INTR_PING_PONG_2_TEAR_DETECTED, 1}, |
| 323 | { SDE_IRQ_TYPE_PING_PONG_TEAR_CHECK, PINGPONG_3, |
| 324 | SDE_INTR_PING_PONG_3_TEAR_DETECTED, 1}, |
| 325 | /* irq_idx: 52-55 */ |
| 326 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 327 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 328 | { SDE_IRQ_TYPE_PING_PONG_TEAR_CHECK, PINGPONG_S0, |
| 329 | SDE_INTR_PING_PONG_S0_TEAR_DETECTED, 1}, |
| 330 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 331 | /* irq_idx: 56-59 */ |
| 332 | { SDE_IRQ_TYPE_PING_PONG_TE_CHECK, PINGPONG_0, |
| 333 | SDE_INTR_PING_PONG_0_TE_DETECTED, 1}, |
| 334 | { SDE_IRQ_TYPE_PING_PONG_TE_CHECK, PINGPONG_1, |
| 335 | SDE_INTR_PING_PONG_1_TE_DETECTED, 1}, |
| 336 | { SDE_IRQ_TYPE_PING_PONG_TE_CHECK, PINGPONG_2, |
| 337 | SDE_INTR_PING_PONG_2_TE_DETECTED, 1}, |
| 338 | { SDE_IRQ_TYPE_PING_PONG_TE_CHECK, PINGPONG_3, |
| 339 | SDE_INTR_PING_PONG_3_TE_DETECTED, 1}, |
| 340 | /* irq_idx: 60-63 */ |
| 341 | { SDE_IRQ_TYPE_PING_PONG_TE_CHECK, PINGPONG_S0, |
| 342 | SDE_INTR_PING_PONG_S0_TE_DETECTED, 1}, |
| 343 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 344 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 345 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 1}, |
| 346 | |
| 347 | /* BEGIN MAP_RANGE: 64-95 HIST */ |
| 348 | /* irq_idx: 64-67 */ |
| 349 | { SDE_IRQ_TYPE_HIST_VIG_DONE, SSPP_VIG0, SDE_INTR_HIST_VIG_0_DONE, 2}, |
| 350 | { SDE_IRQ_TYPE_HIST_VIG_RSTSEQ, SSPP_VIG0, |
| 351 | SDE_INTR_HIST_VIG_0_RSTSEQ_DONE, 2}, |
| 352 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 353 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 354 | /* irq_idx: 68-71 */ |
| 355 | { SDE_IRQ_TYPE_HIST_VIG_DONE, SSPP_VIG1, SDE_INTR_HIST_VIG_1_DONE, 2}, |
| 356 | { SDE_IRQ_TYPE_HIST_VIG_RSTSEQ, SSPP_VIG1, |
| 357 | SDE_INTR_HIST_VIG_1_RSTSEQ_DONE, 2}, |
| 358 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 359 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 360 | /* irq_idx: 68-71 */ |
| 361 | { SDE_IRQ_TYPE_HIST_VIG_DONE, SSPP_VIG2, SDE_INTR_HIST_VIG_2_DONE, 2}, |
| 362 | { SDE_IRQ_TYPE_HIST_VIG_RSTSEQ, SSPP_VIG2, |
| 363 | SDE_INTR_HIST_VIG_2_RSTSEQ_DONE, 2}, |
| 364 | { SDE_IRQ_TYPE_HIST_VIG_DONE, SSPP_VIG3, SDE_INTR_HIST_VIG_3_DONE, 2}, |
| 365 | { SDE_IRQ_TYPE_HIST_VIG_RSTSEQ, SSPP_VIG3, |
| 366 | SDE_INTR_HIST_VIG_3_RSTSEQ_DONE, 2}, |
| 367 | /* irq_idx: 72-75 */ |
| 368 | { SDE_IRQ_TYPE_HIST_DSPP_DONE, DSPP_0, SDE_INTR_HIST_DSPP_0_DONE, 2}, |
| 369 | { SDE_IRQ_TYPE_HIST_DSPP_RSTSEQ, DSPP_0, |
| 370 | SDE_INTR_HIST_DSPP_0_RSTSEQ_DONE, 2}, |
| 371 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 372 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 373 | /* irq_idx: 76-79 */ |
| 374 | { SDE_IRQ_TYPE_HIST_DSPP_DONE, DSPP_1, SDE_INTR_HIST_DSPP_1_DONE, 2}, |
| 375 | { SDE_IRQ_TYPE_HIST_DSPP_RSTSEQ, DSPP_1, |
| 376 | SDE_INTR_HIST_DSPP_1_RSTSEQ_DONE, 2}, |
| 377 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 378 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 379 | /* irq_idx: 80-83 */ |
| 380 | { SDE_IRQ_TYPE_HIST_DSPP_DONE, DSPP_2, SDE_INTR_HIST_DSPP_2_DONE, 2}, |
| 381 | { SDE_IRQ_TYPE_HIST_DSPP_RSTSEQ, DSPP_2, |
| 382 | SDE_INTR_HIST_DSPP_2_RSTSEQ_DONE, 2}, |
| 383 | { SDE_IRQ_TYPE_HIST_DSPP_DONE, DSPP_3, SDE_INTR_HIST_DSPP_3_DONE, 2}, |
| 384 | { SDE_IRQ_TYPE_HIST_DSPP_RSTSEQ, DSPP_3, |
| 385 | SDE_INTR_HIST_DSPP_3_RSTSEQ_DONE, 2}, |
| 386 | /* irq_idx: 84-87 */ |
| 387 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 388 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 389 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 390 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 391 | /* irq_idx: 88-91 */ |
| 392 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 393 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 394 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 395 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 396 | /* irq_idx: 92-95 */ |
| 397 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 398 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 399 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 400 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 2}, |
| 401 | |
| 402 | /* BEGIN MAP_RANGE: 96-127 INTF_0_INTR */ |
| 403 | /* irq_idx: 96-99 */ |
| 404 | { SDE_IRQ_TYPE_SFI_VIDEO_IN, INTF_0, |
| 405 | SDE_INTR_VIDEO_INTO_STATIC, 3}, |
| 406 | { SDE_IRQ_TYPE_SFI_VIDEO_OUT, INTF_0, |
| 407 | SDE_INTR_VIDEO_OUTOF_STATIC, 3}, |
| 408 | { SDE_IRQ_TYPE_SFI_CMD_0_IN, INTF_0, |
| 409 | SDE_INTR_DSICMD_0_INTO_STATIC, 3}, |
| 410 | { SDE_IRQ_TYPE_SFI_CMD_0_OUT, INTF_0, |
| 411 | SDE_INTR_DSICMD_0_OUTOF_STATIC, 3}, |
| 412 | /* irq_idx: 100-103 */ |
| 413 | { SDE_IRQ_TYPE_SFI_CMD_1_IN, INTF_0, |
| 414 | SDE_INTR_DSICMD_1_INTO_STATIC, 3}, |
| 415 | { SDE_IRQ_TYPE_SFI_CMD_1_OUT, INTF_0, |
| 416 | SDE_INTR_DSICMD_1_OUTOF_STATIC, 3}, |
| 417 | { SDE_IRQ_TYPE_SFI_CMD_2_IN, INTF_0, |
| 418 | SDE_INTR_DSICMD_2_INTO_STATIC, 3}, |
| 419 | { SDE_IRQ_TYPE_SFI_CMD_2_OUT, INTF_0, |
| 420 | SDE_INTR_DSICMD_2_OUTOF_STATIC, 3}, |
| 421 | /* irq_idx: 104-107 */ |
| 422 | { SDE_IRQ_TYPE_PROG_LINE, INTF_0, SDE_INTR_PROG_LINE, 3}, |
| 423 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 424 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 425 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 426 | /* irq_idx: 108-111 */ |
| 427 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 428 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 429 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 430 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 431 | /* irq_idx: 112-115 */ |
| 432 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 433 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 434 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 435 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 436 | /* irq_idx: 116-119 */ |
| 437 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 438 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 439 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 440 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 441 | /* irq_idx: 120-123 */ |
| 442 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 443 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 444 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 445 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 446 | /* irq_idx: 124-127 */ |
| 447 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 448 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 449 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 450 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 3}, |
| 451 | |
| 452 | /* BEGIN MAP_RANGE: 128-159 INTF_1_INTR */ |
| 453 | /* irq_idx: 128-131 */ |
| 454 | { SDE_IRQ_TYPE_SFI_VIDEO_IN, INTF_1, |
| 455 | SDE_INTR_VIDEO_INTO_STATIC, 4}, |
| 456 | { SDE_IRQ_TYPE_SFI_VIDEO_OUT, INTF_1, |
| 457 | SDE_INTR_VIDEO_OUTOF_STATIC, 4}, |
| 458 | { SDE_IRQ_TYPE_SFI_CMD_0_IN, INTF_1, |
| 459 | SDE_INTR_DSICMD_0_INTO_STATIC, 4}, |
| 460 | { SDE_IRQ_TYPE_SFI_CMD_0_OUT, INTF_1, |
| 461 | SDE_INTR_DSICMD_0_OUTOF_STATIC, 4}, |
| 462 | /* irq_idx: 132-135 */ |
| 463 | { SDE_IRQ_TYPE_SFI_CMD_1_IN, INTF_1, |
| 464 | SDE_INTR_DSICMD_1_INTO_STATIC, 4}, |
| 465 | { SDE_IRQ_TYPE_SFI_CMD_1_OUT, INTF_1, |
| 466 | SDE_INTR_DSICMD_1_OUTOF_STATIC, 4}, |
| 467 | { SDE_IRQ_TYPE_SFI_CMD_2_IN, INTF_1, |
| 468 | SDE_INTR_DSICMD_2_INTO_STATIC, 4}, |
| 469 | { SDE_IRQ_TYPE_SFI_CMD_2_OUT, INTF_1, |
| 470 | SDE_INTR_DSICMD_2_OUTOF_STATIC, 4}, |
| 471 | /* irq_idx: 136-139 */ |
| 472 | { SDE_IRQ_TYPE_PROG_LINE, INTF_1, SDE_INTR_PROG_LINE, 4}, |
| 473 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 474 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 475 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 476 | /* irq_idx: 140-143 */ |
| 477 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 478 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 479 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 480 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 481 | /* irq_idx: 144-147 */ |
| 482 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 483 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 484 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 485 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 486 | /* irq_idx: 148-151 */ |
| 487 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 488 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 489 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 490 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 491 | /* irq_idx: 152-155 */ |
| 492 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 493 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 494 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 495 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 496 | /* irq_idx: 156-159 */ |
| 497 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 498 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 499 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 500 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 4}, |
| 501 | |
| 502 | /* BEGIN MAP_RANGE: 160-191 INTF_2_INTR */ |
| 503 | /* irq_idx: 160-163 */ |
| 504 | { SDE_IRQ_TYPE_SFI_VIDEO_IN, INTF_2, |
| 505 | SDE_INTR_VIDEO_INTO_STATIC, 5}, |
| 506 | { SDE_IRQ_TYPE_SFI_VIDEO_OUT, INTF_2, |
| 507 | SDE_INTR_VIDEO_OUTOF_STATIC, 5}, |
| 508 | { SDE_IRQ_TYPE_SFI_CMD_0_IN, INTF_2, |
| 509 | SDE_INTR_DSICMD_0_INTO_STATIC, 5}, |
| 510 | { SDE_IRQ_TYPE_SFI_CMD_0_OUT, INTF_2, |
| 511 | SDE_INTR_DSICMD_0_OUTOF_STATIC, 5}, |
| 512 | /* irq_idx: 164-167 */ |
| 513 | { SDE_IRQ_TYPE_SFI_CMD_1_IN, INTF_2, |
| 514 | SDE_INTR_DSICMD_1_INTO_STATIC, 5}, |
| 515 | { SDE_IRQ_TYPE_SFI_CMD_1_OUT, INTF_2, |
| 516 | SDE_INTR_DSICMD_1_OUTOF_STATIC, 5}, |
| 517 | { SDE_IRQ_TYPE_SFI_CMD_2_IN, INTF_2, |
| 518 | SDE_INTR_DSICMD_2_INTO_STATIC, 5}, |
| 519 | { SDE_IRQ_TYPE_SFI_CMD_2_OUT, INTF_2, |
| 520 | SDE_INTR_DSICMD_2_OUTOF_STATIC, 5}, |
| 521 | /* irq_idx: 168-171 */ |
| 522 | { SDE_IRQ_TYPE_PROG_LINE, INTF_2, SDE_INTR_PROG_LINE, 5}, |
| 523 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 524 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 525 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 526 | /* irq_idx: 172-175 */ |
| 527 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 528 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 529 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 530 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 531 | /* irq_idx: 176-179 */ |
| 532 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 533 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 534 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 535 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 536 | /* irq_idx: 180-183 */ |
| 537 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 538 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 539 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 540 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 541 | /* irq_idx: 184-187 */ |
| 542 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 543 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 544 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 545 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 546 | /* irq_idx: 188-191 */ |
| 547 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 548 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 549 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 550 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 5}, |
| 551 | |
| 552 | /* BEGIN MAP_RANGE: 192-223 INTF_3_INTR */ |
| 553 | /* irq_idx: 192-195 */ |
| 554 | { SDE_IRQ_TYPE_SFI_VIDEO_IN, INTF_3, |
| 555 | SDE_INTR_VIDEO_INTO_STATIC, 6}, |
| 556 | { SDE_IRQ_TYPE_SFI_VIDEO_OUT, INTF_3, |
| 557 | SDE_INTR_VIDEO_OUTOF_STATIC, 6}, |
| 558 | { SDE_IRQ_TYPE_SFI_CMD_0_IN, INTF_3, |
| 559 | SDE_INTR_DSICMD_0_INTO_STATIC, 6}, |
| 560 | { SDE_IRQ_TYPE_SFI_CMD_0_OUT, INTF_3, |
| 561 | SDE_INTR_DSICMD_0_OUTOF_STATIC, 6}, |
| 562 | /* irq_idx: 196-199 */ |
| 563 | { SDE_IRQ_TYPE_SFI_CMD_1_IN, INTF_3, |
| 564 | SDE_INTR_DSICMD_1_INTO_STATIC, 6}, |
| 565 | { SDE_IRQ_TYPE_SFI_CMD_1_OUT, INTF_3, |
| 566 | SDE_INTR_DSICMD_1_OUTOF_STATIC, 6}, |
| 567 | { SDE_IRQ_TYPE_SFI_CMD_2_IN, INTF_3, |
| 568 | SDE_INTR_DSICMD_2_INTO_STATIC, 6}, |
| 569 | { SDE_IRQ_TYPE_SFI_CMD_2_OUT, INTF_3, |
| 570 | SDE_INTR_DSICMD_2_OUTOF_STATIC, 6}, |
| 571 | /* irq_idx: 200-203 */ |
| 572 | { SDE_IRQ_TYPE_PROG_LINE, INTF_3, SDE_INTR_PROG_LINE, 6}, |
| 573 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 574 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 575 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 576 | /* irq_idx: 204-207 */ |
| 577 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 578 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 579 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 580 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 581 | /* irq_idx: 208-211 */ |
| 582 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 583 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 584 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 585 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 586 | /* irq_idx: 212-215 */ |
| 587 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 588 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 589 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 590 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 591 | /* irq_idx: 216-219 */ |
| 592 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 593 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 594 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 595 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 596 | /* irq_idx: 220-223 */ |
| 597 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 598 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 599 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 600 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 6}, |
| 601 | |
| 602 | /* BEGIN MAP_RANGE: 224-255 INTF_4_INTR */ |
| 603 | /* irq_idx: 224-227 */ |
| 604 | { SDE_IRQ_TYPE_SFI_VIDEO_IN, INTF_4, |
| 605 | SDE_INTR_VIDEO_INTO_STATIC, 7}, |
| 606 | { SDE_IRQ_TYPE_SFI_VIDEO_OUT, INTF_4, |
| 607 | SDE_INTR_VIDEO_OUTOF_STATIC, 7}, |
| 608 | { SDE_IRQ_TYPE_SFI_CMD_0_IN, INTF_4, |
| 609 | SDE_INTR_DSICMD_0_INTO_STATIC, 7}, |
| 610 | { SDE_IRQ_TYPE_SFI_CMD_0_OUT, INTF_4, |
| 611 | SDE_INTR_DSICMD_0_OUTOF_STATIC, 7}, |
| 612 | /* irq_idx: 228-231 */ |
| 613 | { SDE_IRQ_TYPE_SFI_CMD_1_IN, INTF_4, |
| 614 | SDE_INTR_DSICMD_1_INTO_STATIC, 7}, |
| 615 | { SDE_IRQ_TYPE_SFI_CMD_1_OUT, INTF_4, |
| 616 | SDE_INTR_DSICMD_1_OUTOF_STATIC, 7}, |
| 617 | { SDE_IRQ_TYPE_SFI_CMD_2_IN, INTF_4, |
| 618 | SDE_INTR_DSICMD_2_INTO_STATIC, 7}, |
| 619 | { SDE_IRQ_TYPE_SFI_CMD_2_OUT, INTF_4, |
| 620 | SDE_INTR_DSICMD_2_OUTOF_STATIC, 7}, |
| 621 | /* irq_idx: 232-235 */ |
| 622 | { SDE_IRQ_TYPE_PROG_LINE, INTF_4, SDE_INTR_PROG_LINE, 7}, |
| 623 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 624 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 625 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 626 | /* irq_idx: 236-239 */ |
| 627 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 628 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 629 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 630 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 631 | /* irq_idx: 240-243 */ |
| 632 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 633 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 634 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 635 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 636 | /* irq_idx: 244-247 */ |
| 637 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 638 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 639 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 640 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 641 | /* irq_idx: 248-251 */ |
| 642 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 643 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 644 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 645 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 646 | /* irq_idx: 252-255 */ |
| 647 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 648 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 649 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 650 | { SDE_IRQ_TYPE_RESERVED, 0, 0, 7}, |
| 651 | }; |
| 652 | |
| 653 | static int sde_hw_intr_irqidx_lookup(enum sde_intr_type intr_type, |
| 654 | u32 instance_idx) |
| 655 | { |
| 656 | int i; |
| 657 | |
| 658 | for (i = 0; i < ARRAY_SIZE(sde_irq_map); i++) { |
| 659 | if (intr_type == sde_irq_map[i].intr_type && |
| 660 | instance_idx == sde_irq_map[i].instance_idx) |
| 661 | return i; |
| 662 | } |
| 663 | |
| 664 | pr_debug("IRQ lookup fail!! intr_type=%d, instance_idx=%d\n", |
| 665 | intr_type, instance_idx); |
| 666 | return -EINVAL; |
| 667 | } |
| 668 | |
| 669 | static void sde_hw_intr_set_mask(struct sde_hw_intr *intr, uint32_t reg_off, |
| 670 | uint32_t mask) |
| 671 | { |
| 672 | SDE_REG_WRITE(&intr->hw, reg_off, mask); |
| 673 | } |
| 674 | |
| 675 | static void sde_hw_intr_dispatch_irq(struct sde_hw_intr *intr, |
| 676 | void (*cbfunc)(void *, int), |
| 677 | void *arg) |
| 678 | { |
| 679 | int reg_idx; |
| 680 | int irq_idx; |
| 681 | int start_idx; |
| 682 | int end_idx; |
| 683 | u32 irq_status; |
| 684 | unsigned long irq_flags; |
| 685 | |
| 686 | /* |
| 687 | * The dispatcher will save the IRQ status before calling here. |
| 688 | * Now need to go through each IRQ status and find matching |
| 689 | * irq lookup index. |
| 690 | */ |
| 691 | spin_lock_irqsave(&intr->status_lock, irq_flags); |
| 692 | for (reg_idx = 0; reg_idx < ARRAY_SIZE(sde_intr_set); reg_idx++) { |
| 693 | irq_status = intr->save_irq_status[reg_idx]; |
| 694 | |
| 695 | /* |
| 696 | * Each Interrupt register has a range of 32 indexes, and |
| 697 | * that is static for sde_irq_map. |
| 698 | */ |
| 699 | start_idx = reg_idx * 32; |
| 700 | end_idx = start_idx + 32; |
| 701 | |
| 702 | /* |
| 703 | * Search through matching intr status from irq map. |
| 704 | * start_idx and end_idx defined the search range in |
| 705 | * the sde_irq_map. |
| 706 | */ |
| 707 | for (irq_idx = start_idx; |
| 708 | (irq_idx < end_idx) && irq_status; |
| 709 | irq_idx++) |
| 710 | if ((irq_status & sde_irq_map[irq_idx].irq_mask) && |
| 711 | (sde_irq_map[irq_idx].reg_idx == reg_idx)) { |
| 712 | /* |
| 713 | * Once a match on irq mask, perform a callback |
| 714 | * to the given cbfunc. cbfunc will take care |
| 715 | * the interrupt status clearing. If cbfunc is |
| 716 | * not provided, then the interrupt clearing |
| 717 | * is here. |
| 718 | */ |
| 719 | if (cbfunc) |
| 720 | cbfunc(arg, irq_idx); |
| 721 | else |
| 722 | intr->ops.clear_interrupt_status( |
| 723 | intr, irq_idx); |
| 724 | |
| 725 | /* |
| 726 | * When callback finish, clear the irq_status |
| 727 | * with the matching mask. Once irq_status |
| 728 | * is all cleared, the search can be stopped. |
| 729 | */ |
| 730 | irq_status &= ~sde_irq_map[irq_idx].irq_mask; |
| 731 | } |
| 732 | } |
| 733 | spin_unlock_irqrestore(&intr->status_lock, irq_flags); |
| 734 | } |
| 735 | |
| 736 | static int sde_hw_intr_enable_irq(struct sde_hw_intr *intr, int irq_idx) |
| 737 | { |
| 738 | int reg_idx; |
| 739 | unsigned long irq_flags; |
| 740 | const struct sde_intr_reg *reg; |
| 741 | const struct sde_irq_type *irq; |
| 742 | const char *dbgstr = NULL; |
| 743 | uint32_t cache_irq_mask; |
| 744 | |
| 745 | if (irq_idx < 0 || irq_idx >= ARRAY_SIZE(sde_irq_map)) { |
| 746 | pr_err("invalid IRQ index: [%d]\n", irq_idx); |
| 747 | return -EINVAL; |
| 748 | } |
| 749 | |
| 750 | irq = &sde_irq_map[irq_idx]; |
| 751 | reg_idx = irq->reg_idx; |
| 752 | reg = &sde_intr_set[reg_idx]; |
| 753 | |
| 754 | spin_lock_irqsave(&intr->mask_lock, irq_flags); |
| 755 | cache_irq_mask = intr->cache_irq_mask[reg_idx]; |
| 756 | if (cache_irq_mask & irq->irq_mask) { |
| 757 | dbgstr = "SDE IRQ already set:"; |
| 758 | } else { |
| 759 | dbgstr = "SDE IRQ enabled:"; |
| 760 | |
| 761 | cache_irq_mask |= irq->irq_mask; |
| 762 | /* Cleaning any pending interrupt */ |
| 763 | SDE_REG_WRITE(&intr->hw, reg->clr_off, irq->irq_mask); |
| 764 | /* Enabling interrupts with the new mask */ |
| 765 | SDE_REG_WRITE(&intr->hw, reg->en_off, cache_irq_mask); |
| 766 | |
| 767 | intr->cache_irq_mask[reg_idx] = cache_irq_mask; |
| 768 | } |
| 769 | spin_unlock_irqrestore(&intr->mask_lock, irq_flags); |
| 770 | |
| 771 | pr_debug("%s MASK:0x%.8x, CACHE-MASK:0x%.8x\n", dbgstr, |
| 772 | irq->irq_mask, cache_irq_mask); |
| 773 | |
| 774 | return 0; |
| 775 | } |
| 776 | |
| 777 | static int sde_hw_intr_disable_irq(struct sde_hw_intr *intr, int irq_idx) |
| 778 | { |
| 779 | int reg_idx; |
| 780 | unsigned long irq_flags; |
| 781 | const struct sde_intr_reg *reg; |
| 782 | const struct sde_irq_type *irq; |
| 783 | const char *dbgstr = NULL; |
| 784 | uint32_t cache_irq_mask; |
| 785 | |
| 786 | if (irq_idx < 0 || irq_idx >= ARRAY_SIZE(sde_irq_map)) { |
| 787 | pr_err("invalid IRQ index: [%d]\n", irq_idx); |
| 788 | return -EINVAL; |
| 789 | } |
| 790 | |
| 791 | irq = &sde_irq_map[irq_idx]; |
| 792 | reg_idx = irq->reg_idx; |
| 793 | reg = &sde_intr_set[reg_idx]; |
| 794 | |
| 795 | spin_lock_irqsave(&intr->mask_lock, irq_flags); |
| 796 | cache_irq_mask = intr->cache_irq_mask[reg_idx]; |
| 797 | if ((cache_irq_mask & irq->irq_mask) == 0) { |
| 798 | dbgstr = "SDE IRQ is already cleared:"; |
| 799 | } else { |
| 800 | dbgstr = "SDE IRQ mask disable:"; |
| 801 | |
| 802 | cache_irq_mask &= ~irq->irq_mask; |
| 803 | /* Disable interrupts based on the new mask */ |
| 804 | SDE_REG_WRITE(&intr->hw, reg->en_off, cache_irq_mask); |
| 805 | /* Cleaning any pending interrupt */ |
| 806 | SDE_REG_WRITE(&intr->hw, reg->clr_off, irq->irq_mask); |
| 807 | |
| 808 | intr->cache_irq_mask[reg_idx] = cache_irq_mask; |
| 809 | } |
| 810 | spin_unlock_irqrestore(&intr->mask_lock, irq_flags); |
| 811 | |
| 812 | pr_debug("%s MASK:0x%.8x, CACHE-MASK:0x%.8x\n", dbgstr, |
| 813 | irq->irq_mask, cache_irq_mask); |
| 814 | |
| 815 | return 0; |
| 816 | } |
| 817 | |
| 818 | static int sde_hw_intr_clear_irqs(struct sde_hw_intr *intr) |
| 819 | { |
| 820 | int i; |
| 821 | |
| 822 | for (i = 0; i < ARRAY_SIZE(sde_intr_set); i++) |
| 823 | SDE_REG_WRITE(&intr->hw, sde_intr_set[i].clr_off, 0xffffffff); |
| 824 | |
| 825 | return 0; |
| 826 | } |
| 827 | |
| 828 | static int sde_hw_intr_disable_irqs(struct sde_hw_intr *intr) |
| 829 | { |
| 830 | int i; |
| 831 | |
| 832 | for (i = 0; i < ARRAY_SIZE(sde_intr_set); i++) |
| 833 | SDE_REG_WRITE(&intr->hw, sde_intr_set[i].en_off, 0x00000000); |
| 834 | |
| 835 | return 0; |
| 836 | } |
| 837 | |
| 838 | static int sde_hw_intr_get_valid_interrupts(struct sde_hw_intr *intr, |
| 839 | uint32_t *mask) |
| 840 | { |
| 841 | *mask = IRQ_SOURCE_MDP | IRQ_SOURCE_DSI0 | IRQ_SOURCE_DSI1 |
| 842 | | IRQ_SOURCE_HDMI | IRQ_SOURCE_EDP; |
| 843 | return 0; |
| 844 | } |
| 845 | |
| 846 | static int sde_hw_intr_get_interrupt_sources(struct sde_hw_intr *intr, |
| 847 | uint32_t *sources) |
| 848 | { |
| 849 | *sources = SDE_REG_READ(&intr->hw, HW_INTR_STATUS); |
| 850 | return 0; |
| 851 | } |
| 852 | |
| 853 | static void sde_hw_intr_get_interrupt_statuses(struct sde_hw_intr *intr) |
| 854 | { |
| 855 | int i; |
| 856 | u32 enable_mask; |
| 857 | unsigned long irq_flags; |
| 858 | |
| 859 | spin_lock_irqsave(&intr->status_lock, irq_flags); |
| 860 | for (i = 0; i < ARRAY_SIZE(sde_intr_set); i++) { |
| 861 | /* Read interrupt status */ |
| 862 | intr->save_irq_status[i] = SDE_REG_READ(&intr->hw, |
| 863 | sde_intr_set[i].status_off); |
| 864 | |
| 865 | /* Read enable mask */ |
| 866 | enable_mask = SDE_REG_READ(&intr->hw, sde_intr_set[i].en_off); |
| 867 | |
| 868 | /* and clear the interrupt */ |
| 869 | if (intr->save_irq_status[i]) |
| 870 | SDE_REG_WRITE(&intr->hw, sde_intr_set[i].clr_off, |
| 871 | intr->save_irq_status[i]); |
| 872 | |
| 873 | /* Finally update IRQ status based on enable mask */ |
| 874 | intr->save_irq_status[i] &= enable_mask; |
| 875 | } |
| 876 | spin_unlock_irqrestore(&intr->status_lock, irq_flags); |
| 877 | } |
| 878 | |
| 879 | static void sde_hw_intr_clear_interrupt_status(struct sde_hw_intr *intr, |
| 880 | int irq_idx) |
| 881 | { |
| 882 | int reg_idx; |
| 883 | unsigned long irq_flags; |
| 884 | |
| 885 | spin_lock_irqsave(&intr->mask_lock, irq_flags); |
| 886 | |
| 887 | reg_idx = sde_irq_map[irq_idx].reg_idx; |
| 888 | SDE_REG_WRITE(&intr->hw, sde_intr_set[reg_idx].clr_off, |
| 889 | sde_irq_map[irq_idx].irq_mask); |
| 890 | |
| 891 | spin_unlock_irqrestore(&intr->mask_lock, irq_flags); |
| 892 | } |
| 893 | |
Alan Kwong | 2fad18c | 2016-07-29 02:10:37 -0400 | [diff] [blame] | 894 | static u32 sde_hw_intr_get_interrupt_status(struct sde_hw_intr *intr, |
| 895 | int irq_idx, bool clear) |
| 896 | { |
| 897 | int reg_idx; |
| 898 | unsigned long irq_flags; |
| 899 | u32 intr_status; |
| 900 | |
| 901 | spin_lock_irqsave(&intr->mask_lock, irq_flags); |
| 902 | |
| 903 | reg_idx = sde_irq_map[irq_idx].reg_idx; |
| 904 | intr_status = SDE_REG_READ(&intr->hw, |
| 905 | sde_intr_set[reg_idx].status_off) & |
| 906 | sde_irq_map[irq_idx].irq_mask; |
| 907 | if (intr_status && clear) |
| 908 | SDE_REG_WRITE(&intr->hw, sde_intr_set[irq_idx].clr_off, |
| 909 | intr_status); |
| 910 | |
| 911 | spin_unlock_irqrestore(&intr->mask_lock, irq_flags); |
| 912 | |
| 913 | return intr_status; |
| 914 | } |
Ben Chan | 78647cd | 2016-06-26 22:02:47 -0400 | [diff] [blame] | 915 | |
| 916 | static void __setup_intr_ops(struct sde_hw_intr_ops *ops) |
| 917 | { |
| 918 | ops->set_mask = sde_hw_intr_set_mask; |
| 919 | ops->irq_idx_lookup = sde_hw_intr_irqidx_lookup; |
| 920 | ops->enable_irq = sde_hw_intr_enable_irq; |
| 921 | ops->disable_irq = sde_hw_intr_disable_irq; |
| 922 | ops->dispatch_irqs = sde_hw_intr_dispatch_irq; |
| 923 | ops->clear_all_irqs = sde_hw_intr_clear_irqs; |
| 924 | ops->disable_all_irqs = sde_hw_intr_disable_irqs; |
| 925 | ops->get_valid_interrupts = sde_hw_intr_get_valid_interrupts; |
| 926 | ops->get_interrupt_sources = sde_hw_intr_get_interrupt_sources; |
| 927 | ops->get_interrupt_statuses = sde_hw_intr_get_interrupt_statuses; |
| 928 | ops->clear_interrupt_status = sde_hw_intr_clear_interrupt_status; |
Alan Kwong | 2fad18c | 2016-07-29 02:10:37 -0400 | [diff] [blame] | 929 | ops->get_interrupt_status = sde_hw_intr_get_interrupt_status; |
Ben Chan | 78647cd | 2016-06-26 22:02:47 -0400 | [diff] [blame] | 930 | } |
| 931 | |
| 932 | static struct sde_mdss_base_cfg *__intr_offset(struct sde_mdss_cfg *m, |
| 933 | void __iomem *addr, struct sde_hw_blk_reg_map *hw) |
| 934 | { |
| 935 | if (m->mdp_count == 0) |
| 936 | return NULL; |
| 937 | |
| 938 | hw->base_off = addr; |
| 939 | hw->blk_off = m->mdss[0].base; |
| 940 | hw->hwversion = m->hwversion; |
| 941 | return &m->mdss[0]; |
| 942 | } |
| 943 | |
| 944 | struct sde_hw_intr *sde_hw_intr_init(void __iomem *addr, |
| 945 | struct sde_mdss_cfg *m) |
| 946 | { |
| 947 | struct sde_hw_intr *intr = kzalloc(sizeof(*intr), GFP_KERNEL); |
| 948 | struct sde_mdss_base_cfg *cfg; |
| 949 | |
| 950 | if (!intr) |
| 951 | return ERR_PTR(-ENOMEM); |
| 952 | |
| 953 | cfg = __intr_offset(m, addr, &intr->hw); |
| 954 | if (!cfg) { |
| 955 | kfree(intr); |
| 956 | return ERR_PTR(-EINVAL); |
| 957 | } |
| 958 | __setup_intr_ops(&intr->ops); |
| 959 | |
| 960 | intr->irq_idx_tbl_size = ARRAY_SIZE(sde_irq_map); |
| 961 | |
| 962 | intr->cache_irq_mask = kcalloc(ARRAY_SIZE(sde_intr_set), sizeof(u32), |
| 963 | GFP_KERNEL); |
| 964 | if (intr->cache_irq_mask == NULL) { |
| 965 | kfree(intr); |
| 966 | return ERR_PTR(-ENOMEM); |
| 967 | } |
| 968 | |
| 969 | intr->save_irq_status = kcalloc(ARRAY_SIZE(sde_intr_set), sizeof(u32), |
| 970 | GFP_KERNEL); |
| 971 | if (intr->save_irq_status == NULL) { |
| 972 | kfree(intr->cache_irq_mask); |
| 973 | kfree(intr); |
| 974 | return ERR_PTR(-ENOMEM); |
| 975 | } |
| 976 | |
| 977 | spin_lock_init(&intr->mask_lock); |
| 978 | spin_lock_init(&intr->status_lock); |
| 979 | |
| 980 | return intr; |
| 981 | } |
| 982 | |
| 983 | void sde_hw_intr_destroy(struct sde_hw_intr *intr) |
| 984 | { |
| 985 | if (intr) { |
| 986 | kfree(intr->cache_irq_mask); |
| 987 | kfree(intr->save_irq_status); |
| 988 | kfree(intr); |
| 989 | } |
| 990 | } |
| 991 | |