blob: 9cd88202809547a6974f6f38a7ae84c784e136bf [file] [log] [blame]
Magnus Damm0468b2d2013-03-28 00:49:34 +09001/*
2 * Device Tree Source for the r8a7790 SoC
3 *
4 * Copyright (C) 2013 Renesas Solutions Corp.
5 *
6 * This file is licensed under the terms of the GNU General Public License
7 * version 2. This program is licensed "as is" without any warranty of any
8 * kind, whether express or implied.
9 */
10
Magnus Damm0468b2d2013-03-28 00:49:34 +090011/ {
12 compatible = "renesas,r8a7790";
13 interrupt-parent = <&gic>;
Takashi Yoshii8585deb2013-03-29 16:49:17 +090014 #address-cells = <2>;
15 #size-cells = <2>;
Magnus Damm0468b2d2013-03-28 00:49:34 +090016
17 cpus {
18 #address-cells = <1>;
19 #size-cells = <0>;
20
21 cpu0: cpu@0 {
22 device_type = "cpu";
23 compatible = "arm,cortex-a15";
24 reg = <0>;
25 clock-frequency = <1300000000>;
26 };
27 };
28
29 gic: interrupt-controller@f1001000 {
30 compatible = "arm,cortex-a15-gic";
31 #interrupt-cells = <3>;
32 #address-cells = <0>;
33 interrupt-controller;
Takashi Yoshii8585deb2013-03-29 16:49:17 +090034 reg = <0 0xf1001000 0 0x1000>,
35 <0 0xf1002000 0 0x1000>,
36 <0 0xf1004000 0 0x2000>,
37 <0 0xf1006000 0 0x2000>;
Magnus Damm0468b2d2013-03-28 00:49:34 +090038 interrupts = <1 9 0xf04>;
Magnus Damm0468b2d2013-03-28 00:49:34 +090039 };
40
41 timer {
42 compatible = "arm,armv7-timer";
43 interrupts = <1 13 0xf08>,
44 <1 14 0xf08>,
45 <1 11 0xf08>,
46 <1 10 0xf08>;
47 };
Magnus Damm8f5ec0a2013-03-28 00:49:54 +090048
49 irqc0: interrupt-controller@e61c0000 {
50 compatible = "renesas,irqc";
51 #interrupt-cells = <2>;
52 interrupt-controller;
Takashi Yoshii8585deb2013-03-29 16:49:17 +090053 reg = <0 0xe61c0000 0 0x200>;
Magnus Damm8f5ec0a2013-03-28 00:49:54 +090054 interrupt-parent = <&gic>;
55 interrupts = <0 0 4>, <0 1 4>, <0 2 4>, <0 3 4>;
56 };
Guennadi Liakhovetski8c9b1aa2013-07-08 17:54:46 +020057
58 mmcif0: mmcif@ee200000 {
59 compatible = "renesas,sh-mmcif";
60 reg = <0 0xee200000 0 0x80>;
61 interrupt-parent = <&gic>;
62 interrupts = <0 169 0x4>;
63 reg-io-width = <4>;
64 status = "disabled";
65 };
66
67 mmcif1: mmcif@ee220000 {
68 compatible = "renesas,sh-mmcif";
69 reg = <0 0xee220000 0 0x80>;
70 interrupt-parent = <&gic>;
71 interrupts = <0 170 0x4>;
72 reg-io-width = <4>;
73 status = "disabled";
74 };
75
76 sdhi0: sdhi@ee100000 {
77 compatible = "renesas,r8a7790-sdhi";
78 reg = <0 0xee100000 0 0x100>;
79 interrupt-parent = <&gic>;
80 interrupts = <0 165 4>;
81 cap-sd-highspeed;
82 status = "disabled";
83 };
84
85 sdhi1: sdhi@ee120000 {
86 compatible = "renesas,r8a7790-sdhi";
87 reg = <0 0xee120000 0 0x100>;
88 interrupt-parent = <&gic>;
89 interrupts = <0 166 4>;
90 cap-sd-highspeed;
91 status = "disabled";
92 };
93
94 sdhi2: sdhi@ee140000 {
95 compatible = "renesas,r8a7790-sdhi";
96 reg = <0 0xee140000 0 0x100>;
97 interrupt-parent = <&gic>;
98 interrupts = <0 167 4>;
99 cap-sd-highspeed;
100 status = "disabled";
101 };
102
103 sdhi3: sdhi@ee160000 {
104 compatible = "renesas,r8a7790-sdhi";
105 reg = <0 0xee160000 0 0x100>;
106 interrupt-parent = <&gic>;
107 interrupts = <0 168 4>;
108 cap-sd-highspeed;
109 status = "disabled";
110 };
Magnus Damm0468b2d2013-03-28 00:49:34 +0900111};