blob: e3a180cf506285dbffe07273c60bc35837f54ce9 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/* $Id: cache.h,v 1.6 2004/03/11 18:08:05 lethal Exp $
2 *
3 * include/asm-sh/cache.h
4 *
5 * Copyright 1999 (C) Niibe Yutaka
6 * Copyright 2002, 2003 (C) Paul Mundt
7 */
8#ifndef __ASM_SH_CACHE_H
9#define __ASM_SH_CACHE_H
10#ifdef __KERNEL__
11
12#include <asm/cpu/cache.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070013
14#define SH_CACHE_VALID 1
15#define SH_CACHE_UPDATED 2
16#define SH_CACHE_COMBINED 4
17#define SH_CACHE_ASSOC 8
18
19#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
20#define SMP_CACHE_BYTES L1_CACHE_BYTES
21
22#define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1))
23
Linus Torvalds1da177e2005-04-16 15:20:36 -070024struct cache_info {
Richard Curnowb638d0b2006-09-27 14:09:26 +090025 unsigned int ways; /* Number of cache ways */
26 unsigned int sets; /* Number of cache sets */
27 unsigned int linesz; /* Cache line size (bytes) */
Linus Torvalds1da177e2005-04-16 15:20:36 -070028
Richard Curnowb638d0b2006-09-27 14:09:26 +090029 unsigned int way_size; /* sets * line size */
30
31 /*
32 * way_incr is the address offset for accessing the next way
33 * in memory mapped cache array ops.
34 */
Linus Torvalds1da177e2005-04-16 15:20:36 -070035 unsigned int way_incr;
Linus Torvalds1da177e2005-04-16 15:20:36 -070036 unsigned int entry_shift;
37 unsigned int entry_mask;
38
Richard Curnowb638d0b2006-09-27 14:09:26 +090039 /*
40 * Compute a mask which selects the address bits which overlap between
41 * 1. those used to select the cache set during indexing
42 * 2. those in the physical page number.
43 */
44 unsigned int alias_mask;
45
46 unsigned int n_aliases; /* Number of aliases */
47
Linus Torvalds1da177e2005-04-16 15:20:36 -070048 unsigned long flags;
49};
50
Linus Torvalds1da177e2005-04-16 15:20:36 -070051#endif /* __KERNEL__ */
52#endif /* __ASM_SH_CACHE_H */