blob: c6f72a64ae12e4c85c8c7f6219eeb198763f66a9 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/arch/m32r/mm/cache.c
3 *
4 * Copyright (C) 2002 Hirokazu Takata
5 */
6
7#include <linux/config.h>
8#include <asm/pgtable.h>
9
10#undef MCCR
11
12#if defined(CONFIG_CHIP_XNUX2) || defined(CONFIG_CHIP_M32700) || defined(CONFIG_CHIP_VDEC2) || defined(CONFIG_CHIP_OPSP)
13/* Cache Control Register */
14#define MCCR ((volatile unsigned long*)0xfffffffc)
15#define MCCR_CC (1UL << 7) /* Cache mode modify bit */
16#define MCCR_IIV (1UL << 6) /* I-cache invalidate */
17#define MCCR_DIV (1UL << 5) /* D-cache invalidate */
18#define MCCR_DCB (1UL << 4) /* D-cache copy back */
19#define MCCR_ICM (1UL << 1) /* I-cache mode [0:off,1:on] */
20#define MCCR_DCM (1UL << 0) /* D-cache mode [0:off,1:on] */
21#define MCCR_ICACHE_INV (MCCR_CC|MCCR_IIV)
22#define MCCR_DCACHE_CB (MCCR_CC|MCCR_DCB)
23#define MCCR_DCACHE_CBINV (MCCR_CC|MCCR_DIV|MCCR_DCB)
24#define CHECK_MCCR(mccr) (mccr = *MCCR)
25#elif defined(CONFIG_CHIP_M32102)
26#define MCCR ((volatile unsigned char*)0xfffffffe)
27#define MCCR_IIV (1UL << 0) /* I-cache invalidate */
28#define MCCR_ICACHE_INV MCCR_IIV
Hirokazu Takata9287d952006-01-06 00:18:41 -080029#elif defined(CONFIG_CHIP_M32104)
30#define MCCR ((volatile unsigned long*)0xfffffffc)
31#define MCCR_IIV (1UL << 8) /* I-cache invalidate */
32#define MCCR_DIV (1UL << 9) /* D-cache invalidate */
33#define MCCR_DCB (1UL << 10) /* D-cache copy back */
34#define MCCR_ICM (1UL << 0) /* I-cache mode [0:off,1:on] */
35#define MCCR_DCM (1UL << 1) /* D-cache mode [0:off,1:on] */
36#define MCCR_ICACHE_INV MCCR_IIV
37#define MCCR_DCACHE_CB MCCR_DCB
38#define MCCR_DCACHE_CBINV (MCCR_DIV|MCCR_DCB)
Linus Torvalds1da177e2005-04-16 15:20:36 -070039#endif /* CONFIG_CHIP_XNUX2 || CONFIG_CHIP_M32700 */
40
41#ifndef MCCR
42#error Unknown cache type.
43#endif
44
45
46/* Copy back and invalidate D-cache and invalidate I-cache all */
47void _flush_cache_all(void)
48{
49#if defined(CONFIG_CHIP_M32102)
50 *MCCR = MCCR_ICACHE_INV;
51#else
52 unsigned long mccr;
53
54 /* Copyback and invalidate D-cache */
55 /* Invalidate I-cache */
56 *MCCR = MCCR_ICACHE_INV | MCCR_DCACHE_CBINV;
57 while ((mccr = *MCCR) & MCCR_IIV); /* loop while invalidating... */
58#endif
59}
60
61/* Copy back D-cache and invalidate I-cache all */
62void _flush_cache_copyback_all(void)
63{
64#if defined(CONFIG_CHIP_M32102)
65 *MCCR = MCCR_ICACHE_INV;
66#else
67 unsigned long mccr;
68
69 /* Copyback D-cache */
70 /* Invalidate I-cache */
71 *MCCR = MCCR_ICACHE_INV | MCCR_DCACHE_CB;
72 while ((mccr = *MCCR) & MCCR_IIV); /* loop while invalidating... */
73
74#endif
75}