blob: d1f9c62dc177b527179a0db0c2b4ad7583fc85d7 [file] [log] [blame]
Paul Mackerras14cf11a2005-09-26 16:04:21 +10001/*
2 * Declarations of procedures and variables shared between files
3 * in arch/ppc/mm/.
4 *
5 * Derived from arch/ppc/mm/init.c:
6 * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
7 *
8 * Modifications by Paul Mackerras (PowerMac) (paulus@cs.anu.edu.au)
9 * and Cort Dougan (PReP) (cort@cs.nmt.edu)
10 * Copyright (C) 1996 Paul Mackerras
Paul Mackerras14cf11a2005-09-26 16:04:21 +100011 *
12 * Derived from "arch/i386/mm/init.c"
13 * Copyright (C) 1991, 1992, 1993, 1994 Linus Torvalds
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License
17 * as published by the Free Software Foundation; either version
18 * 2 of the License, or (at your option) any later version.
19 *
20 */
David Gibson62102302007-04-24 13:09:12 +100021#include <linux/mm.h>
Paul Mackerras14cf11a2005-09-26 16:04:21 +100022#include <asm/tlbflush.h>
23#include <asm/mmu.h>
24
Benjamin Herrenschmidt2a4aca112008-12-18 19:13:42 +000025#ifdef CONFIG_PPC_MMU_NOHASH
26
27/*
28 * On 40x and 8xx, we directly inline tlbia and tlbivax
29 */
30#if defined(CONFIG_40x) || defined(CONFIG_8xx)
31static inline void _tlbil_all(void)
32{
Benjamin Herrenschmidt4a082682009-01-06 17:56:51 +000033 asm volatile ("sync; tlbia; isync" : : : "memory");
Benjamin Herrenschmidt2a4aca112008-12-18 19:13:42 +000034}
35static inline void _tlbil_pid(unsigned int pid)
36{
Benjamin Herrenschmidt4a082682009-01-06 17:56:51 +000037 asm volatile ("sync; tlbia; isync" : : : "memory");
Benjamin Herrenschmidt2a4aca112008-12-18 19:13:42 +000038}
39#else /* CONFIG_40x || CONFIG_8xx */
40extern void _tlbil_all(void);
41extern void _tlbil_pid(unsigned int pid);
42#endif /* !(CONFIG_40x || CONFIG_8xx) */
43
44/*
45 * On 8xx, we directly inline tlbie, on others, it's extern
46 */
47#ifdef CONFIG_8xx
48static inline void _tlbil_va(unsigned long address, unsigned int pid)
49{
Benjamin Herrenschmidt4a082682009-01-06 17:56:51 +000050 asm volatile ("tlbie %0; sync" : : "r" (address) : "memory");
Benjamin Herrenschmidt2a4aca112008-12-18 19:13:42 +000051}
52#else /* CONFIG_8xx */
53extern void _tlbil_va(unsigned long address, unsigned int pid);
54#endif /* CONIFG_8xx */
55
56/*
57 * As of today, we don't support tlbivax broadcast on any
58 * implementation. When that becomes the case, this will be
59 * an extern.
60 */
61static inline void _tlbivax_bcast(unsigned long address, unsigned int pid)
62{
63 BUG();
64}
65
66#else /* CONFIG_PPC_MMU_NOHASH */
67
Benjamin Herrenschmidtee4f2ea2007-04-12 15:30:22 +100068extern void hash_preload(struct mm_struct *mm, unsigned long ea,
69 unsigned long access, unsigned long trap);
70
71
Benjamin Herrenschmidt2a4aca112008-12-18 19:13:42 +000072extern void _tlbie(unsigned long address);
73extern void _tlbia(void);
74
75#endif /* CONFIG_PPC_MMU_NOHASH */
76
Paul Mackerrasab1f9da2005-10-10 21:58:35 +100077#ifdef CONFIG_PPC32
Trent Piepho19f54652008-12-08 19:34:55 -080078
79struct tlbcam {
80 u32 MAS0;
81 u32 MAS1;
82 u32 MAS2;
83 u32 MAS3;
84 u32 MAS7;
85};
86
Paul Mackerras14cf11a2005-09-26 16:04:21 +100087extern void mapin_ram(void);
88extern int map_page(unsigned long va, phys_addr_t pa, int flags);
Becky Bruce7c5c4322008-06-14 09:41:42 +100089extern void setbat(int index, unsigned long virt, phys_addr_t phys,
Paul Mackerras14cf11a2005-09-26 16:04:21 +100090 unsigned int size, int flags);
Paul Mackerras14cf11a2005-09-26 16:04:21 +100091extern void settlbcam(int index, unsigned long virt, phys_addr_t phys,
92 unsigned int size, int flags, unsigned int pid);
93extern void invalidate_tlbcam_entry(int index);
94
95extern int __map_without_bats;
96extern unsigned long ioremap_base;
Paul Mackerras14cf11a2005-09-26 16:04:21 +100097extern unsigned int rtas_data, rtas_size;
98
David Gibson8e561e72007-06-13 14:52:56 +100099struct hash_pte;
100extern struct hash_pte *Hash, *Hash_end;
Paul Mackerras14cf11a2005-09-26 16:04:21 +1000101extern unsigned long Hash_size, Hash_mask;
Paul Mackerrasab1f9da2005-10-10 21:58:35 +1000102#endif
103
David Gibson800fc3e2005-11-16 15:43:48 +1100104extern unsigned long ioremap_bot;
Paul Mackerrasab1f9da2005-10-10 21:58:35 +1000105extern unsigned long __max_low_memory;
Kumar Gala09b5e632008-04-16 05:52:25 +1000106extern phys_addr_t __initial_memory_limit_addr;
Stefan Roese2bf30162008-07-10 01:09:23 +1000107extern phys_addr_t total_memory;
108extern phys_addr_t total_lowmem;
Kumar Gala99c62dd72008-04-16 05:52:21 +1000109extern phys_addr_t memstart_addr;
Kumar Galad7917ba2008-04-16 05:52:22 +1000110extern phys_addr_t lowmem_end_addr;
Paul Mackerras14cf11a2005-09-26 16:04:21 +1000111
112/* ...and now those things that may be slightly different between processor
113 * architectures. -- Dan
114 */
115#if defined(CONFIG_8xx)
Paul Mackerras14cf11a2005-09-26 16:04:21 +1000116#define MMU_init_hw() do { } while(0)
117#define mmu_mapin_ram() (0UL)
118
119#elif defined(CONFIG_4xx)
Paul Mackerras14cf11a2005-09-26 16:04:21 +1000120extern void MMU_init_hw(void);
121extern unsigned long mmu_mapin_ram(void);
122
123#elif defined(CONFIG_FSL_BOOKE)
Paul Mackerras14cf11a2005-09-26 16:04:21 +1000124extern void MMU_init_hw(void);
125extern unsigned long mmu_mapin_ram(void);
126extern void adjust_total_lowmem(void);
127
Paul Mackerrasab1f9da2005-10-10 21:58:35 +1000128#elif defined(CONFIG_PPC32)
129/* anything 32-bit except 4xx or 8xx */
Paul Mackerras14cf11a2005-09-26 16:04:21 +1000130extern void MMU_init_hw(void);
131extern unsigned long mmu_mapin_ram(void);
Paul Mackerras14cf11a2005-09-26 16:04:21 +1000132#endif