blob: 6ac34c75f4e136a831cfc5d8b9db0281e12355a7 [file] [log] [blame]
Catalin Marinas4f04d8f2012-03-05 11:49:27 +00001/*
2 * Copyright (C) 2012 ARM Ltd.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 *
13 * You should have received a copy of the GNU General Public License
14 * along with this program. If not, see <http://www.gnu.org/licenses/>.
15 */
16#ifndef __ASM_MMU_H
17#define __ASM_MMU_H
18
Will Deacon8919d312018-04-03 12:08:59 +010019#define USER_ASID_FLAG (UL(1) << 48)
20
Will Deacon93116842018-04-03 12:09:00 +010021#ifndef __ASSEMBLY__
22
Mark Rutland47320012018-04-12 12:11:13 +010023#include <linux/percpu.h>
24
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000025typedef struct {
Will Deacon5aec7152015-10-06 18:46:24 +010026 atomic64_t id;
27 void *vdso;
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000028} mm_context_t;
29
Will Deacon5aec7152015-10-06 18:46:24 +010030/*
31 * This macro is only used by the TLBI code, which cannot race with an
32 * ASID change and therefore doesn't need to reload the counter using
33 * atomic64_read.
34 */
35#define ASID(mm) ((mm)->context.id.counter & 0xffff)
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000036
Will Deacon93116842018-04-03 12:09:00 +010037static inline bool arm64_kernel_unmapped_at_el0(void)
38{
Will Deaconbfca1572018-04-03 12:09:09 +010039 return IS_ENABLED(CONFIG_UNMAP_KERNEL_AT_EL0) &&
Suzuki K Poulosefe64d7d2016-11-08 13:56:20 +000040 cpus_have_const_cap(ARM64_UNMAP_KERNEL_AT_EL0);
Will Deacon93116842018-04-03 12:09:00 +010041}
42
Mark Rutland47320012018-04-12 12:11:13 +010043typedef void (*bp_hardening_cb_t)(void);
44
45struct bp_hardening_data {
46 int hyp_vectors_slot;
47 bp_hardening_cb_t fn;
48};
49
50#ifdef CONFIG_HARDEN_BRANCH_PREDICTOR
51extern char __bp_harden_hyp_vecs_start[], __bp_harden_hyp_vecs_end[];
52
53DECLARE_PER_CPU_READ_MOSTLY(struct bp_hardening_data, bp_hardening_data);
54
55static inline struct bp_hardening_data *arm64_get_bp_hardening_data(void)
56{
57 return this_cpu_ptr(&bp_hardening_data);
58}
59
60static inline void arm64_apply_bp_hardening(void)
61{
62 struct bp_hardening_data *d;
63
64 if (!cpus_have_cap(ARM64_HARDEN_BRANCH_PREDICTOR))
65 return;
66
67 d = arm64_get_bp_hardening_data();
68 if (d->fn)
69 d->fn();
70}
71#else
72static inline struct bp_hardening_data *arm64_get_bp_hardening_data(void)
73{
74 return NULL;
75}
76
77static inline void arm64_apply_bp_hardening(void) { }
78#endif /* CONFIG_HARDEN_BRANCH_PREDICTOR */
79
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000080extern void paging_init(void);
David Daney3194ac62016-04-08 15:50:26 -070081extern void bootmem_init(void);
Catalin Marinas2475ff92012-10-23 14:55:08 +010082extern void __iomem *early_io_map(phys_addr_t phys, unsigned long virt);
Mark Salter0bf757c2014-04-07 15:39:51 -070083extern void init_mem_pgprot(void);
Ard Biesheuvel8ce837c2014-10-20 15:42:07 +020084extern void create_pgd_mapping(struct mm_struct *mm, phys_addr_t phys,
85 unsigned long virt, phys_addr_t size,
Ard Biesheuvel53e1b322016-06-29 14:51:26 +020086 pgprot_t prot, bool allow_block_mappings);
Ard Biesheuvel61bd93c2015-06-01 13:40:32 +020087extern void *fixmap_remap_fdt(phys_addr_t dt_phys);
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000088
Will Deacon93116842018-04-03 12:09:00 +010089#endif /* !__ASSEMBLY__ */
Catalin Marinas4f04d8f2012-03-05 11:49:27 +000090#endif