blob: 090a101c1c813813fc0aa26497e251dbd65d984a [file] [log] [blame]
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -07001/*
2 * A SPI driver for the Ricoh RS5C348 RTC
3 *
4 * Copyright (C) 2006 Atsushi Nemoto <anemo@mba.ocn.ne.jp>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 * The board specific init code should provide characteristics of this
11 * device:
12 * Mode 1 (High-Active, Shift-Then-Sample), High Avtive CS
13 */
14
15#include <linux/bcd.h>
16#include <linux/delay.h>
17#include <linux/device.h>
18#include <linux/errno.h>
19#include <linux/init.h>
20#include <linux/kernel.h>
21#include <linux/string.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090022#include <linux/slab.h>
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -070023#include <linux/rtc.h>
24#include <linux/workqueue.h>
25#include <linux/spi/spi.h>
Paul Gortmaker21138522011-05-27 09:57:25 -040026#include <linux/module.h>
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -070027
Atsushi Nemoto13c73f02006-09-29 02:01:37 -070028#define DRV_VERSION "0.2"
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -070029
30#define RS5C348_REG_SECS 0
31#define RS5C348_REG_MINS 1
32#define RS5C348_REG_HOURS 2
33#define RS5C348_REG_WDAY 3
34#define RS5C348_REG_DAY 4
35#define RS5C348_REG_MONTH 5
36#define RS5C348_REG_YEAR 6
37#define RS5C348_REG_CTL1 14
38#define RS5C348_REG_CTL2 15
39
40#define RS5C348_SECS_MASK 0x7f
41#define RS5C348_MINS_MASK 0x7f
42#define RS5C348_HOURS_MASK 0x3f
43#define RS5C348_WDAY_MASK 0x03
44#define RS5C348_DAY_MASK 0x3f
45#define RS5C348_MONTH_MASK 0x1f
46
47#define RS5C348_BIT_PM 0x20 /* REG_HOURS */
48#define RS5C348_BIT_Y2K 0x80 /* REG_MONTH */
49#define RS5C348_BIT_24H 0x20 /* REG_CTL1 */
50#define RS5C348_BIT_XSTP 0x10 /* REG_CTL2 */
51#define RS5C348_BIT_VDET 0x40 /* REG_CTL2 */
52
53#define RS5C348_CMD_W(addr) (((addr) << 4) | 0x08) /* single write */
54#define RS5C348_CMD_R(addr) (((addr) << 4) | 0x0c) /* single read */
55#define RS5C348_CMD_MW(addr) (((addr) << 4) | 0x00) /* burst write */
56#define RS5C348_CMD_MR(addr) (((addr) << 4) | 0x04) /* burst read */
57
58struct rs5c348_plat_data {
59 struct rtc_device *rtc;
60 int rtc_24h;
61};
62
63static int
64rs5c348_rtc_set_time(struct device *dev, struct rtc_time *tm)
65{
66 struct spi_device *spi = to_spi_device(dev);
Jingoo Hanf6405af2013-11-12 15:10:51 -080067 struct rs5c348_plat_data *pdata = dev_get_platdata(&spi->dev);
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -070068 u8 txbuf[5+7], *txp;
69 int ret;
70
71 /* Transfer 5 bytes before writing SEC. This gives 31us for carry. */
72 txp = txbuf;
73 txbuf[0] = RS5C348_CMD_R(RS5C348_REG_CTL2); /* cmd, ctl2 */
74 txbuf[1] = 0; /* dummy */
75 txbuf[2] = RS5C348_CMD_R(RS5C348_REG_CTL2); /* cmd, ctl2 */
76 txbuf[3] = 0; /* dummy */
77 txbuf[4] = RS5C348_CMD_MW(RS5C348_REG_SECS); /* cmd, sec, ... */
78 txp = &txbuf[5];
Adrian Bunkfe20ba72008-10-18 20:28:41 -070079 txp[RS5C348_REG_SECS] = bin2bcd(tm->tm_sec);
80 txp[RS5C348_REG_MINS] = bin2bcd(tm->tm_min);
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -070081 if (pdata->rtc_24h) {
Adrian Bunkfe20ba72008-10-18 20:28:41 -070082 txp[RS5C348_REG_HOURS] = bin2bcd(tm->tm_hour);
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -070083 } else {
84 /* hour 0 is AM12, noon is PM12 */
Adrian Bunkfe20ba72008-10-18 20:28:41 -070085 txp[RS5C348_REG_HOURS] = bin2bcd((tm->tm_hour + 11) % 12 + 1) |
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -070086 (tm->tm_hour >= 12 ? RS5C348_BIT_PM : 0);
87 }
Adrian Bunkfe20ba72008-10-18 20:28:41 -070088 txp[RS5C348_REG_WDAY] = bin2bcd(tm->tm_wday);
89 txp[RS5C348_REG_DAY] = bin2bcd(tm->tm_mday);
90 txp[RS5C348_REG_MONTH] = bin2bcd(tm->tm_mon + 1) |
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -070091 (tm->tm_year >= 100 ? RS5C348_BIT_Y2K : 0);
Adrian Bunkfe20ba72008-10-18 20:28:41 -070092 txp[RS5C348_REG_YEAR] = bin2bcd(tm->tm_year % 100);
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -070093 /* write in one transfer to avoid data inconsistency */
94 ret = spi_write_then_read(spi, txbuf, sizeof(txbuf), NULL, 0);
95 udelay(62); /* Tcsr 62us */
96 return ret;
97}
98
99static int
100rs5c348_rtc_read_time(struct device *dev, struct rtc_time *tm)
101{
102 struct spi_device *spi = to_spi_device(dev);
Jingoo Hanf6405af2013-11-12 15:10:51 -0800103 struct rs5c348_plat_data *pdata = dev_get_platdata(&spi->dev);
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700104 u8 txbuf[5], rxbuf[7];
105 int ret;
106
107 /* Transfer 5 byte befores reading SEC. This gives 31us for carry. */
108 txbuf[0] = RS5C348_CMD_R(RS5C348_REG_CTL2); /* cmd, ctl2 */
109 txbuf[1] = 0; /* dummy */
110 txbuf[2] = RS5C348_CMD_R(RS5C348_REG_CTL2); /* cmd, ctl2 */
111 txbuf[3] = 0; /* dummy */
112 txbuf[4] = RS5C348_CMD_MR(RS5C348_REG_SECS); /* cmd, sec, ... */
113
114 /* read in one transfer to avoid data inconsistency */
115 ret = spi_write_then_read(spi, txbuf, sizeof(txbuf),
116 rxbuf, sizeof(rxbuf));
117 udelay(62); /* Tcsr 62us */
118 if (ret < 0)
119 return ret;
120
Adrian Bunkfe20ba72008-10-18 20:28:41 -0700121 tm->tm_sec = bcd2bin(rxbuf[RS5C348_REG_SECS] & RS5C348_SECS_MASK);
122 tm->tm_min = bcd2bin(rxbuf[RS5C348_REG_MINS] & RS5C348_MINS_MASK);
123 tm->tm_hour = bcd2bin(rxbuf[RS5C348_REG_HOURS] & RS5C348_HOURS_MASK);
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700124 if (!pdata->rtc_24h) {
Atsushi Nemoto7dbfb312012-08-21 16:16:10 -0700125 if (rxbuf[RS5C348_REG_HOURS] & RS5C348_BIT_PM) {
126 tm->tm_hour -= 20;
127 tm->tm_hour %= 12;
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700128 tm->tm_hour += 12;
Atsushi Nemoto7dbfb312012-08-21 16:16:10 -0700129 } else
130 tm->tm_hour %= 12;
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700131 }
Adrian Bunkfe20ba72008-10-18 20:28:41 -0700132 tm->tm_wday = bcd2bin(rxbuf[RS5C348_REG_WDAY] & RS5C348_WDAY_MASK);
133 tm->tm_mday = bcd2bin(rxbuf[RS5C348_REG_DAY] & RS5C348_DAY_MASK);
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700134 tm->tm_mon =
Adrian Bunkfe20ba72008-10-18 20:28:41 -0700135 bcd2bin(rxbuf[RS5C348_REG_MONTH] & RS5C348_MONTH_MASK) - 1;
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700136 /* year is 1900 + tm->tm_year */
Adrian Bunkfe20ba72008-10-18 20:28:41 -0700137 tm->tm_year = bcd2bin(rxbuf[RS5C348_REG_YEAR]) +
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700138 ((rxbuf[RS5C348_REG_MONTH] & RS5C348_BIT_Y2K) ? 100 : 0);
139
140 if (rtc_valid_tm(tm) < 0) {
141 dev_err(&spi->dev, "retrieved date/time is not valid.\n");
142 rtc_time_to_tm(0, tm);
143 }
144
145 return 0;
146}
147
David Brownellff8371a2006-09-30 23:28:17 -0700148static const struct rtc_class_ops rs5c348_rtc_ops = {
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700149 .read_time = rs5c348_rtc_read_time,
150 .set_time = rs5c348_rtc_set_time,
151};
152
153static struct spi_driver rs5c348_driver;
154
Greg Kroah-Hartman5a167f42012-12-21 13:09:38 -0800155static int rs5c348_probe(struct spi_device *spi)
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700156{
157 int ret;
158 struct rtc_device *rtc;
159 struct rs5c348_plat_data *pdata;
160
Jingoo Han8fb1ecb2013-04-29 16:20:52 -0700161 pdata = devm_kzalloc(&spi->dev, sizeof(struct rs5c348_plat_data),
162 GFP_KERNEL);
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700163 if (!pdata)
164 return -ENOMEM;
165 spi->dev.platform_data = pdata;
166
167 /* Check D7 of SECOND register */
168 ret = spi_w8r8(spi, RS5C348_CMD_R(RS5C348_REG_SECS));
169 if (ret < 0 || (ret & 0x80)) {
170 dev_err(&spi->dev, "not found.\n");
171 goto kfree_exit;
172 }
173
174 dev_info(&spi->dev, "chip found, driver version " DRV_VERSION "\n");
175 dev_info(&spi->dev, "spiclk %u KHz.\n",
176 (spi->max_speed_hz + 500) / 1000);
177
178 /* turn RTC on if it was not on */
179 ret = spi_w8r8(spi, RS5C348_CMD_R(RS5C348_REG_CTL2));
180 if (ret < 0)
181 goto kfree_exit;
182 if (ret & (RS5C348_BIT_XSTP | RS5C348_BIT_VDET)) {
183 u8 buf[2];
Atsushi Nemoto13c73f02006-09-29 02:01:37 -0700184 struct rtc_time tm;
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700185 if (ret & RS5C348_BIT_VDET)
186 dev_warn(&spi->dev, "voltage-low detected.\n");
Atsushi Nemoto13c73f02006-09-29 02:01:37 -0700187 if (ret & RS5C348_BIT_XSTP)
188 dev_warn(&spi->dev, "oscillator-stop detected.\n");
189 rtc_time_to_tm(0, &tm); /* 1970/1/1 */
190 ret = rs5c348_rtc_set_time(&spi->dev, &tm);
191 if (ret < 0)
192 goto kfree_exit;
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700193 buf[0] = RS5C348_CMD_W(RS5C348_REG_CTL2);
194 buf[1] = 0;
195 ret = spi_write_then_read(spi, buf, sizeof(buf), NULL, 0);
196 if (ret < 0)
197 goto kfree_exit;
198 }
199
200 ret = spi_w8r8(spi, RS5C348_CMD_R(RS5C348_REG_CTL1));
201 if (ret < 0)
202 goto kfree_exit;
203 if (ret & RS5C348_BIT_24H)
204 pdata->rtc_24h = 1;
205
Jingoo Han8fb1ecb2013-04-29 16:20:52 -0700206 rtc = devm_rtc_device_register(&spi->dev, rs5c348_driver.driver.name,
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700207 &rs5c348_rtc_ops, THIS_MODULE);
208
209 if (IS_ERR(rtc)) {
210 ret = PTR_ERR(rtc);
211 goto kfree_exit;
212 }
213
214 pdata->rtc = rtc;
215
216 return 0;
217 kfree_exit:
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700218 return ret;
219}
220
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700221static struct spi_driver rs5c348_driver = {
222 .driver = {
Atsushi Nemoto9f90a032007-08-19 22:32:10 +0900223 .name = "rtc-rs5c348",
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700224 .owner = THIS_MODULE,
225 },
226 .probe = rs5c348_probe,
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700227};
228
Axel Lin109e9412012-03-23 15:02:30 -0700229module_spi_driver(rs5c348_driver);
Atsushi Nemotoe0ac4762006-06-28 04:26:47 -0700230
231MODULE_AUTHOR("Atsushi Nemoto <anemo@mba.ocn.ne.jp>");
232MODULE_DESCRIPTION("Ricoh RS5C348 RTC driver");
233MODULE_LICENSE("GPL");
234MODULE_VERSION(DRV_VERSION);
Anton Vorontsove0626e32009-09-22 16:46:08 -0700235MODULE_ALIAS("spi:rtc-rs5c348");