Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / a0f8f8c8a111a7cf3982c9bc1e7841e154e7d356 / . / arch / m68k / platform / coldfire / m523x.c
blob: 2b10e9f198cdde81829253da2c60c20a4a59633b [file] [log] [blame]
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]1/***************************************************************************/
2
3/*
4 * linux/arch/m68knommu/platform/523x/config.c
5 *
Lucas De Marchi25985ed2011-03-30 22:57:33 -0300[diff] [blame]6 * Sub-architcture dependent initialization code for the Freescale
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]7 * 523x CPUs.
8 *
9 * Copyright (C) 1999-2005, Greg Ungerer (gerg@snapgear.com)
10 * Copyright (C) 2001-2003, SnapGear Inc. (www.snapgear.com)
11 */
12
13/***************************************************************************/
14
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]15#include <linux/kernel.h>
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]16#include <linux/param.h>
17#include <linux/init.h>
Greg Ungerer4b61a352008-02-01 17:34:15 +1000[diff] [blame]18#include <linux/io.h>
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]19#include <asm/machdep.h>
20#include <asm/coldfire.h>
21#include <asm/mcfsim.h>
Greg Ungerera0f8f8c2012-07-13 15:57:38 +1000[diff] [blame^]22#include <asm/mcfclk.h>
23
24/***************************************************************************/
25
26DEFINE_CLK(pll, "pll.0", MCF_CLK);
27DEFINE_CLK(sys, "sys.0", MCF_BUSCLK);
28DEFINE_CLK(mcfpit0, "mcfpit.0", MCF_CLK);
29DEFINE_CLK(mcfpit1, "mcfpit.1", MCF_CLK);
30DEFINE_CLK(mcfpit2, "mcfpit.2", MCF_CLK);
31DEFINE_CLK(mcfpit3, "mcfpit.3", MCF_CLK);
32DEFINE_CLK(mcfuart0, "mcfuart.0", MCF_BUSCLK);
33DEFINE_CLK(mcfuart1, "mcfuart.1", MCF_BUSCLK);
34DEFINE_CLK(mcfuart2, "mcfuart.2", MCF_BUSCLK);
35DEFINE_CLK(fec0, "fec.0", MCF_BUSCLK);
36
37struct clk *mcf_clks[] = {
38 &clk_pll,
39 &clk_sys,
40 &clk_mcfpit0,
41 &clk_mcfpit1,
42 &clk_mcfpit2,
43 &clk_mcfpit3,
44 &clk_mcfuart0,
45 &clk_mcfuart1,
46 &clk_mcfuart2,
47 &clk_fec0,
48 NULL
49};
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]50
51/***************************************************************************/
52
Steven King83ca6002012-05-06 12:22:53 -0700[diff] [blame]53#if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI)
Steven King91d60412010-01-22 12:43:03 -0800[diff] [blame]54
55static void __init m523x_qspi_init(void)
56{
57 u16 par;
58
59 /* setup QSPS pins for QSPI with gpio CS control */
60 writeb(0x1f, MCFGPIO_PAR_QSPI);
61 /* and CS2 & CS3 as gpio */
62 par = readw(MCFGPIO_PAR_TIMER);
63 par &= 0x3f3f;
64 writew(par, MCFGPIO_PAR_TIMER);
65}
Steven King91d60412010-01-22 12:43:03 -0800[diff] [blame]66
Steven King83ca6002012-05-06 12:22:53 -0700[diff] [blame]67#endif /* IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI) */
Greg Ungerer4b61a352008-02-01 17:34:15 +1000[diff] [blame]68
69/***************************************************************************/
70
Greg Ungerer14c16db2009-08-12 16:14:43 +1000[diff] [blame]71static void __init m523x_fec_init(void)
72{
Greg Ungerer14c16db2009-08-12 16:14:43 +1000[diff] [blame]73 /* Set multi-function pins to ethernet use */
Greg Ungerer98d96962012-09-18 12:14:18 +1000[diff] [blame]74 writeb(readb(MCFGPIO_PAR_FECI2C) | 0xf0, MCFGPIO_PAR_FECI2C);
Greg Ungerer14c16db2009-08-12 16:14:43 +1000[diff] [blame]75}
76
77/***************************************************************************/
78
Greg Ungerer4b61a352008-02-01 17:34:15 +1000[diff] [blame]79void __init config_BSP(char *commandp, int size)
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]80{
Greg Ungerer35aefb22012-01-23 15:34:58 +1000[diff] [blame]81 mach_sched_init = hw_timer_init;
Greg Ungerer2ba168a2011-12-24 13:00:02 +1000[diff] [blame]82 m523x_fec_init();
Steven King83ca6002012-05-06 12:22:53 -0700[diff] [blame]83#if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI)
Steven King91d60412010-01-22 12:43:03 -0800[diff] [blame]84 m523x_qspi_init();
85#endif
Greg Ungerer4b61a352008-02-01 17:34:15 +1000[diff] [blame]86}
87
Greg Ungerer4b61a352008-02-01 17:34:15 +1000[diff] [blame]88/***************************************************************************/