blob: ce31b8199bb3bf8f961eb169a910953800d367e2 [file] [log] [blame]
Mika Westerbergcd7bed02013-01-22 12:26:28 +02001/*
2 * Copyright (C) 2005 Stephen Street / StreetFire Sound Labs
3 * Copyright (C) 2013, Intel Corporation
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 */
9
10#ifndef SPI_PXA2XX_H
11#define SPI_PXA2XX_H
12
Mika Westerberg59288082013-01-22 12:26:29 +020013#include <linux/atomic.h>
14#include <linux/dmaengine.h>
Mika Westerbergcd7bed02013-01-22 12:26:28 +020015#include <linux/errno.h>
16#include <linux/io.h>
17#include <linux/interrupt.h>
18#include <linux/platform_device.h>
19#include <linux/pxa2xx_ssp.h>
Mika Westerberg59288082013-01-22 12:26:29 +020020#include <linux/scatterlist.h>
21#include <linux/sizes.h>
Mika Westerbergcd7bed02013-01-22 12:26:28 +020022#include <linux/spi/spi.h>
23#include <linux/spi/pxa2xx_spi.h>
24
25struct driver_data {
26 /* Driver model hookup */
27 struct platform_device *pdev;
28
29 /* SSP Info */
30 struct ssp_device *ssp;
31
32 /* SPI framework hookup */
33 enum pxa_ssp_type ssp_type;
34 struct spi_master *master;
35
36 /* PXA hookup */
37 struct pxa2xx_spi_master *master_info;
38
Mika Westerbergcd7bed02013-01-22 12:26:28 +020039 /* SSP register addresses */
40 void __iomem *ioaddr;
41 u32 ssdr_physical;
42
43 /* SSP masks*/
44 u32 dma_cr1;
45 u32 int_cr1;
46 u32 clear_sr;
47 u32 mask_sr;
48
Mika Westerbergcd7bed02013-01-22 12:26:28 +020049 /* Message Transfer pump */
50 struct tasklet_struct pump_transfers;
51
Mika Westerberg59288082013-01-22 12:26:29 +020052 /* DMA engine support */
Mika Westerberg59288082013-01-22 12:26:29 +020053 atomic_t dma_running;
54
Mika Westerbergcd7bed02013-01-22 12:26:28 +020055 /* Current message transfer state info */
Mika Westerbergcd7bed02013-01-22 12:26:28 +020056 struct spi_transfer *cur_transfer;
Mika Westerbergcd7bed02013-01-22 12:26:28 +020057 size_t len;
58 void *tx;
59 void *tx_end;
60 void *rx;
61 void *rx_end;
Mika Westerbergcd7bed02013-01-22 12:26:28 +020062 u8 n_bytes;
63 int (*write)(struct driver_data *drv_data);
64 int (*read)(struct driver_data *drv_data);
65 irqreturn_t (*transfer_handler)(struct driver_data *drv_data);
66 void (*cs_control)(u32 command);
Mika Westerberga0d26422013-01-22 12:26:32 +020067
68 void __iomem *lpss_base;
Mika Westerberg99f499c2016-09-26 15:19:50 +030069
70 /* GPIOs for chip selects */
71 struct gpio_desc **cs_gpiods;
Mika Westerbergcd7bed02013-01-22 12:26:28 +020072};
73
74struct chip_data {
Mika Westerbergcd7bed02013-01-22 12:26:28 +020075 u32 cr1;
Weike Chene5262d02014-11-26 02:35:10 -080076 u32 dds_rate;
Mika Westerbergcd7bed02013-01-22 12:26:28 +020077 u32 timeout;
78 u8 n_bytes;
79 u32 dma_burst_size;
80 u32 threshold;
81 u32 dma_threshold;
Mika Westerberga0d26422013-01-22 12:26:32 +020082 u16 lpss_rx_threshold;
83 u16 lpss_tx_threshold;
Mika Westerbergcd7bed02013-01-22 12:26:28 +020084 u8 enable_dma;
Mika Westerbergcd7bed02013-01-22 12:26:28 +020085 union {
86 int gpio_cs;
87 unsigned int frm;
88 };
89 int gpio_cs_inverted;
90 int (*write)(struct driver_data *drv_data);
91 int (*read)(struct driver_data *drv_data);
92 void (*cs_control)(u32 command);
93};
94
Jarkko Nikulac039dd22014-12-18 15:04:23 +020095static inline u32 pxa2xx_spi_read(const struct driver_data *drv_data,
96 unsigned reg)
97{
98 return __raw_readl(drv_data->ioaddr + reg);
99}
Mika Westerbergcd7bed02013-01-22 12:26:28 +0200100
Jarkko Nikulac039dd22014-12-18 15:04:23 +0200101static inline void pxa2xx_spi_write(const struct driver_data *drv_data,
102 unsigned reg, u32 val)
103{
104 __raw_writel(val, drv_data->ioaddr + reg);
105}
Mika Westerbergcd7bed02013-01-22 12:26:28 +0200106
107#define START_STATE ((void *)0)
108#define RUNNING_STATE ((void *)1)
109#define DONE_STATE ((void *)2)
110#define ERROR_STATE ((void *)-1)
111
Mika Westerbergcd7bed02013-01-22 12:26:28 +0200112#define IS_DMA_ALIGNED(x) IS_ALIGNED((unsigned long)(x), DMA_ALIGNMENT)
113#define DMA_ALIGNMENT 8
114
115static inline int pxa25x_ssp_comp(struct driver_data *drv_data)
116{
Weike Chene5262d02014-11-26 02:35:10 -0800117 switch (drv_data->ssp_type) {
118 case PXA25x_SSP:
119 case CE4100_SSP:
120 case QUARK_X1000_SSP:
Mika Westerbergcd7bed02013-01-22 12:26:28 +0200121 return 1;
Weike Chene5262d02014-11-26 02:35:10 -0800122 default:
123 return 0;
124 }
Mika Westerbergcd7bed02013-01-22 12:26:28 +0200125}
126
127static inline void write_SSSR_CS(struct driver_data *drv_data, u32 val)
128{
Weike Chene5262d02014-11-26 02:35:10 -0800129 if (drv_data->ssp_type == CE4100_SSP ||
130 drv_data->ssp_type == QUARK_X1000_SSP)
Jarkko Nikulac039dd22014-12-18 15:04:23 +0200131 val |= pxa2xx_spi_read(drv_data, SSSR) & SSSR_ALT_FRM_MASK;
Mika Westerbergcd7bed02013-01-22 12:26:28 +0200132
Jarkko Nikulac039dd22014-12-18 15:04:23 +0200133 pxa2xx_spi_write(drv_data, SSSR, val);
Mika Westerbergcd7bed02013-01-22 12:26:28 +0200134}
135
136extern int pxa2xx_spi_flush(struct driver_data *drv_data);
137extern void *pxa2xx_spi_next_transfer(struct driver_data *drv_data);
138
Mika Westerberg59288082013-01-22 12:26:29 +0200139#define MAX_DMA_LEN SZ_64K
140#define DEFAULT_DMA_CR1 (SSCR1_TSRE | SSCR1_RSRE | SSCR1_TRAIL)
Mika Westerberg59288082013-01-22 12:26:29 +0200141
Mika Westerbergcd7bed02013-01-22 12:26:28 +0200142extern irqreturn_t pxa2xx_spi_dma_transfer(struct driver_data *drv_data);
143extern int pxa2xx_spi_dma_prepare(struct driver_data *drv_data, u32 dma_burst);
144extern void pxa2xx_spi_dma_start(struct driver_data *drv_data);
145extern int pxa2xx_spi_dma_setup(struct driver_data *drv_data);
146extern void pxa2xx_spi_dma_release(struct driver_data *drv_data);
Mika Westerbergcd7bed02013-01-22 12:26:28 +0200147extern int pxa2xx_spi_set_dma_burst_and_threshold(struct chip_data *chip,
148 struct spi_device *spi,
149 u8 bits_per_word,
150 u32 *burst_code,
151 u32 *threshold);
Mika Westerbergcd7bed02013-01-22 12:26:28 +0200152
153#endif /* SPI_PXA2XX_H */