Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1 | /* |
| 2 | * Copyright 2012 Red Hat Inc. |
| 3 | * |
| 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
| 5 | * copy of this software and associated documentation files (the "Software"), |
| 6 | * to deal in the Software without restriction, including without limitation |
| 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| 8 | * and/or sell copies of the Software, and to permit persons to whom the |
| 9 | * Software is furnished to do so, subject to the following conditions: |
| 10 | * |
| 11 | * The above copyright notice and this permission notice shall be included in |
| 12 | * all copies or substantial portions of the Software. |
| 13 | * |
| 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| 15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| 16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
| 17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
| 18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| 20 | * OTHER DEALINGS IN THE SOFTWARE. |
| 21 | * |
| 22 | * Authors: Ben Skeggs |
| 23 | */ |
| 24 | |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 25 | #include <core/object.h> |
| 26 | #include <core/parent.h> |
| 27 | #include <core/handle.h> |
| 28 | #include <core/class.h> |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 29 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 30 | #include <engine/disp.h> |
| 31 | |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 32 | #include <subdev/bios.h> |
| 33 | #include <subdev/bios/dcb.h> |
| 34 | #include <subdev/bios/disp.h> |
| 35 | #include <subdev/bios/init.h> |
| 36 | #include <subdev/bios/pll.h> |
Ben Skeggs | 88524bc | 2013-03-05 10:53:54 +1000 | [diff] [blame] | 37 | #include <subdev/devinit.h> |
| 38 | #include <subdev/fb.h> |
| 39 | #include <subdev/timer.h> |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 40 | |
| 41 | #include "nv50.h" |
| 42 | |
| 43 | /******************************************************************************* |
| 44 | * EVO DMA channel base class |
| 45 | ******************************************************************************/ |
| 46 | |
| 47 | static int |
| 48 | nvd0_disp_dmac_object_attach(struct nouveau_object *parent, |
| 49 | struct nouveau_object *object, u32 name) |
| 50 | { |
| 51 | struct nv50_disp_base *base = (void *)parent->parent; |
| 52 | struct nv50_disp_chan *chan = (void *)parent; |
| 53 | u32 addr = nv_gpuobj(object)->node->offset; |
| 54 | u32 data = (chan->chid << 27) | (addr << 9) | 0x00000001; |
| 55 | return nouveau_ramht_insert(base->ramht, chan->chid, name, data); |
| 56 | } |
| 57 | |
| 58 | static void |
| 59 | nvd0_disp_dmac_object_detach(struct nouveau_object *parent, int cookie) |
| 60 | { |
| 61 | struct nv50_disp_base *base = (void *)parent->parent; |
| 62 | nouveau_ramht_remove(base->ramht, cookie); |
| 63 | } |
| 64 | |
| 65 | static int |
| 66 | nvd0_disp_dmac_init(struct nouveau_object *object) |
| 67 | { |
| 68 | struct nv50_disp_priv *priv = (void *)object->engine; |
| 69 | struct nv50_disp_dmac *dmac = (void *)object; |
| 70 | int chid = dmac->base.chid; |
| 71 | int ret; |
| 72 | |
| 73 | ret = nv50_disp_chan_init(&dmac->base); |
| 74 | if (ret) |
| 75 | return ret; |
| 76 | |
| 77 | /* enable error reporting */ |
| 78 | nv_mask(priv, 0x610090, 0x00000001 << chid, 0x00000001 << chid); |
| 79 | nv_mask(priv, 0x6100a0, 0x00000001 << chid, 0x00000001 << chid); |
| 80 | |
| 81 | /* initialise channel for dma command submission */ |
| 82 | nv_wr32(priv, 0x610494 + (chid * 0x0010), dmac->push); |
| 83 | nv_wr32(priv, 0x610498 + (chid * 0x0010), 0x00010000); |
| 84 | nv_wr32(priv, 0x61049c + (chid * 0x0010), 0x00000001); |
| 85 | nv_mask(priv, 0x610490 + (chid * 0x0010), 0x00000010, 0x00000010); |
| 86 | nv_wr32(priv, 0x640000 + (chid * 0x1000), 0x00000000); |
| 87 | nv_wr32(priv, 0x610490 + (chid * 0x0010), 0x00000013); |
| 88 | |
| 89 | /* wait for it to go inactive */ |
| 90 | if (!nv_wait(priv, 0x610490 + (chid * 0x10), 0x80000000, 0x00000000)) { |
| 91 | nv_error(dmac, "init: 0x%08x\n", |
| 92 | nv_rd32(priv, 0x610490 + (chid * 0x10))); |
| 93 | return -EBUSY; |
| 94 | } |
| 95 | |
| 96 | return 0; |
| 97 | } |
| 98 | |
| 99 | static int |
| 100 | nvd0_disp_dmac_fini(struct nouveau_object *object, bool suspend) |
| 101 | { |
| 102 | struct nv50_disp_priv *priv = (void *)object->engine; |
| 103 | struct nv50_disp_dmac *dmac = (void *)object; |
| 104 | int chid = dmac->base.chid; |
| 105 | |
| 106 | /* deactivate channel */ |
| 107 | nv_mask(priv, 0x610490 + (chid * 0x0010), 0x00001010, 0x00001000); |
| 108 | nv_mask(priv, 0x610490 + (chid * 0x0010), 0x00000003, 0x00000000); |
| 109 | if (!nv_wait(priv, 0x610490 + (chid * 0x10), 0x001e0000, 0x00000000)) { |
| 110 | nv_error(dmac, "fini: 0x%08x\n", |
| 111 | nv_rd32(priv, 0x610490 + (chid * 0x10))); |
| 112 | if (suspend) |
| 113 | return -EBUSY; |
| 114 | } |
| 115 | |
| 116 | /* disable error reporting */ |
| 117 | nv_mask(priv, 0x610090, 0x00000001 << chid, 0x00000000); |
| 118 | nv_mask(priv, 0x6100a0, 0x00000001 << chid, 0x00000000); |
| 119 | |
| 120 | return nv50_disp_chan_fini(&dmac->base, suspend); |
| 121 | } |
| 122 | |
| 123 | /******************************************************************************* |
| 124 | * EVO master channel object |
| 125 | ******************************************************************************/ |
| 126 | |
Ben Skeggs | d67d92c | 2014-02-20 15:14:10 +1000 | [diff] [blame] | 127 | const struct nv50_disp_mthd_list |
| 128 | nvd0_disp_mast_mthd_base = { |
| 129 | .mthd = 0x0000, |
| 130 | .addr = 0x000000, |
| 131 | .data = { |
| 132 | { 0x0080, 0x660080 }, |
| 133 | { 0x0084, 0x660084 }, |
| 134 | { 0x0088, 0x660088 }, |
| 135 | { 0x008c, 0x000000 }, |
| 136 | {} |
| 137 | } |
| 138 | }; |
| 139 | |
| 140 | const struct nv50_disp_mthd_list |
| 141 | nvd0_disp_mast_mthd_dac = { |
| 142 | .mthd = 0x0020, |
| 143 | .addr = 0x000020, |
| 144 | .data = { |
| 145 | { 0x0180, 0x660180 }, |
| 146 | { 0x0184, 0x660184 }, |
| 147 | { 0x0188, 0x660188 }, |
| 148 | { 0x0190, 0x660190 }, |
| 149 | {} |
| 150 | } |
| 151 | }; |
| 152 | |
| 153 | const struct nv50_disp_mthd_list |
| 154 | nvd0_disp_mast_mthd_sor = { |
| 155 | .mthd = 0x0020, |
| 156 | .addr = 0x000020, |
| 157 | .data = { |
| 158 | { 0x0200, 0x660200 }, |
| 159 | { 0x0204, 0x660204 }, |
| 160 | { 0x0208, 0x660208 }, |
| 161 | { 0x0210, 0x660210 }, |
| 162 | {} |
| 163 | } |
| 164 | }; |
| 165 | |
| 166 | const struct nv50_disp_mthd_list |
| 167 | nvd0_disp_mast_mthd_pior = { |
| 168 | .mthd = 0x0020, |
| 169 | .addr = 0x000020, |
| 170 | .data = { |
| 171 | { 0x0300, 0x660300 }, |
| 172 | { 0x0304, 0x660304 }, |
| 173 | { 0x0308, 0x660308 }, |
| 174 | { 0x0310, 0x660310 }, |
| 175 | {} |
| 176 | } |
| 177 | }; |
| 178 | |
| 179 | static const struct nv50_disp_mthd_list |
| 180 | nvd0_disp_mast_mthd_head = { |
| 181 | .mthd = 0x0300, |
| 182 | .addr = 0x000300, |
| 183 | .data = { |
| 184 | { 0x0400, 0x660400 }, |
| 185 | { 0x0404, 0x660404 }, |
| 186 | { 0x0408, 0x660408 }, |
| 187 | { 0x040c, 0x66040c }, |
| 188 | { 0x0410, 0x660410 }, |
| 189 | { 0x0414, 0x660414 }, |
| 190 | { 0x0418, 0x660418 }, |
| 191 | { 0x041c, 0x66041c }, |
| 192 | { 0x0420, 0x660420 }, |
| 193 | { 0x0424, 0x660424 }, |
| 194 | { 0x0428, 0x660428 }, |
| 195 | { 0x042c, 0x66042c }, |
| 196 | { 0x0430, 0x660430 }, |
| 197 | { 0x0434, 0x660434 }, |
| 198 | { 0x0438, 0x660438 }, |
| 199 | { 0x0440, 0x660440 }, |
| 200 | { 0x0444, 0x660444 }, |
| 201 | { 0x0448, 0x660448 }, |
| 202 | { 0x044c, 0x66044c }, |
| 203 | { 0x0450, 0x660450 }, |
| 204 | { 0x0454, 0x660454 }, |
| 205 | { 0x0458, 0x660458 }, |
| 206 | { 0x045c, 0x66045c }, |
| 207 | { 0x0460, 0x660460 }, |
| 208 | { 0x0468, 0x660468 }, |
| 209 | { 0x046c, 0x66046c }, |
| 210 | { 0x0470, 0x660470 }, |
| 211 | { 0x0474, 0x660474 }, |
| 212 | { 0x0480, 0x660480 }, |
| 213 | { 0x0484, 0x660484 }, |
| 214 | { 0x048c, 0x66048c }, |
| 215 | { 0x0490, 0x660490 }, |
| 216 | { 0x0494, 0x660494 }, |
| 217 | { 0x0498, 0x660498 }, |
| 218 | { 0x04b0, 0x6604b0 }, |
| 219 | { 0x04b8, 0x6604b8 }, |
| 220 | { 0x04bc, 0x6604bc }, |
| 221 | { 0x04c0, 0x6604c0 }, |
| 222 | { 0x04c4, 0x6604c4 }, |
| 223 | { 0x04c8, 0x6604c8 }, |
| 224 | { 0x04d0, 0x6604d0 }, |
| 225 | { 0x04d4, 0x6604d4 }, |
| 226 | { 0x04e0, 0x6604e0 }, |
| 227 | { 0x04e4, 0x6604e4 }, |
| 228 | { 0x04e8, 0x6604e8 }, |
| 229 | { 0x04ec, 0x6604ec }, |
| 230 | { 0x04f0, 0x6604f0 }, |
| 231 | { 0x04f4, 0x6604f4 }, |
| 232 | { 0x04f8, 0x6604f8 }, |
| 233 | { 0x04fc, 0x6604fc }, |
| 234 | { 0x0500, 0x660500 }, |
| 235 | { 0x0504, 0x660504 }, |
| 236 | { 0x0508, 0x660508 }, |
| 237 | { 0x050c, 0x66050c }, |
| 238 | { 0x0510, 0x660510 }, |
| 239 | { 0x0514, 0x660514 }, |
| 240 | { 0x0518, 0x660518 }, |
| 241 | { 0x051c, 0x66051c }, |
| 242 | { 0x052c, 0x66052c }, |
| 243 | { 0x0530, 0x660530 }, |
| 244 | { 0x054c, 0x66054c }, |
| 245 | { 0x0550, 0x660550 }, |
| 246 | { 0x0554, 0x660554 }, |
| 247 | { 0x0558, 0x660558 }, |
| 248 | { 0x055c, 0x66055c }, |
| 249 | {} |
| 250 | } |
| 251 | }; |
| 252 | |
| 253 | static const struct nv50_disp_mthd_chan |
| 254 | nvd0_disp_mast_mthd_chan = { |
| 255 | .name = "Core", |
| 256 | .addr = 0x000000, |
| 257 | .data = { |
| 258 | { "Global", 1, &nvd0_disp_mast_mthd_base }, |
| 259 | { "DAC", 3, &nvd0_disp_mast_mthd_dac }, |
| 260 | { "SOR", 8, &nvd0_disp_mast_mthd_sor }, |
| 261 | { "PIOR", 4, &nvd0_disp_mast_mthd_pior }, |
| 262 | { "HEAD", 4, &nvd0_disp_mast_mthd_head }, |
| 263 | {} |
| 264 | } |
| 265 | }; |
| 266 | |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 267 | static int |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 268 | nvd0_disp_mast_init(struct nouveau_object *object) |
| 269 | { |
| 270 | struct nv50_disp_priv *priv = (void *)object->engine; |
| 271 | struct nv50_disp_dmac *mast = (void *)object; |
| 272 | int ret; |
| 273 | |
| 274 | ret = nv50_disp_chan_init(&mast->base); |
| 275 | if (ret) |
| 276 | return ret; |
| 277 | |
| 278 | /* enable error reporting */ |
| 279 | nv_mask(priv, 0x610090, 0x00000001, 0x00000001); |
| 280 | nv_mask(priv, 0x6100a0, 0x00000001, 0x00000001); |
| 281 | |
| 282 | /* initialise channel for dma command submission */ |
| 283 | nv_wr32(priv, 0x610494, mast->push); |
| 284 | nv_wr32(priv, 0x610498, 0x00010000); |
| 285 | nv_wr32(priv, 0x61049c, 0x00000001); |
| 286 | nv_mask(priv, 0x610490, 0x00000010, 0x00000010); |
| 287 | nv_wr32(priv, 0x640000, 0x00000000); |
| 288 | nv_wr32(priv, 0x610490, 0x01000013); |
| 289 | |
| 290 | /* wait for it to go inactive */ |
| 291 | if (!nv_wait(priv, 0x610490, 0x80000000, 0x00000000)) { |
| 292 | nv_error(mast, "init: 0x%08x\n", nv_rd32(priv, 0x610490)); |
| 293 | return -EBUSY; |
| 294 | } |
| 295 | |
| 296 | return 0; |
| 297 | } |
| 298 | |
| 299 | static int |
| 300 | nvd0_disp_mast_fini(struct nouveau_object *object, bool suspend) |
| 301 | { |
| 302 | struct nv50_disp_priv *priv = (void *)object->engine; |
| 303 | struct nv50_disp_dmac *mast = (void *)object; |
| 304 | |
| 305 | /* deactivate channel */ |
| 306 | nv_mask(priv, 0x610490, 0x00000010, 0x00000000); |
| 307 | nv_mask(priv, 0x610490, 0x00000003, 0x00000000); |
| 308 | if (!nv_wait(priv, 0x610490, 0x001e0000, 0x00000000)) { |
| 309 | nv_error(mast, "fini: 0x%08x\n", nv_rd32(priv, 0x610490)); |
| 310 | if (suspend) |
| 311 | return -EBUSY; |
| 312 | } |
| 313 | |
| 314 | /* disable error reporting */ |
| 315 | nv_mask(priv, 0x610090, 0x00000001, 0x00000000); |
| 316 | nv_mask(priv, 0x6100a0, 0x00000001, 0x00000000); |
| 317 | |
| 318 | return nv50_disp_chan_fini(&mast->base, suspend); |
| 319 | } |
| 320 | |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 321 | struct nv50_disp_chan_impl |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 322 | nvd0_disp_mast_ofuncs = { |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 323 | .base.ctor = nv50_disp_mast_ctor, |
| 324 | .base.dtor = nv50_disp_dmac_dtor, |
| 325 | .base.init = nvd0_disp_mast_init, |
| 326 | .base.fini = nvd0_disp_mast_fini, |
| 327 | .base.rd32 = nv50_disp_chan_rd32, |
| 328 | .base.wr32 = nv50_disp_chan_wr32, |
| 329 | .chid = 0, |
| 330 | .attach = nvd0_disp_dmac_object_attach, |
| 331 | .detach = nvd0_disp_dmac_object_detach, |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 332 | }; |
| 333 | |
| 334 | /******************************************************************************* |
| 335 | * EVO sync channel objects |
| 336 | ******************************************************************************/ |
| 337 | |
Ben Skeggs | d67d92c | 2014-02-20 15:14:10 +1000 | [diff] [blame] | 338 | static const struct nv50_disp_mthd_list |
| 339 | nvd0_disp_sync_mthd_base = { |
| 340 | .mthd = 0x0000, |
| 341 | .addr = 0x000000, |
| 342 | .data = { |
| 343 | { 0x0080, 0x661080 }, |
| 344 | { 0x0084, 0x661084 }, |
| 345 | { 0x0088, 0x661088 }, |
| 346 | { 0x008c, 0x66108c }, |
| 347 | { 0x0090, 0x661090 }, |
| 348 | { 0x0094, 0x661094 }, |
| 349 | { 0x00a0, 0x6610a0 }, |
| 350 | { 0x00a4, 0x6610a4 }, |
| 351 | { 0x00c0, 0x6610c0 }, |
| 352 | { 0x00c4, 0x6610c4 }, |
| 353 | { 0x00c8, 0x6610c8 }, |
| 354 | { 0x00cc, 0x6610cc }, |
| 355 | { 0x00e0, 0x6610e0 }, |
| 356 | { 0x00e4, 0x6610e4 }, |
| 357 | { 0x00e8, 0x6610e8 }, |
| 358 | { 0x00ec, 0x6610ec }, |
| 359 | { 0x00fc, 0x6610fc }, |
| 360 | { 0x0100, 0x661100 }, |
| 361 | { 0x0104, 0x661104 }, |
| 362 | { 0x0108, 0x661108 }, |
| 363 | { 0x010c, 0x66110c }, |
| 364 | { 0x0110, 0x661110 }, |
| 365 | { 0x0114, 0x661114 }, |
| 366 | { 0x0118, 0x661118 }, |
| 367 | { 0x011c, 0x66111c }, |
| 368 | { 0x0130, 0x661130 }, |
| 369 | { 0x0134, 0x661134 }, |
| 370 | { 0x0138, 0x661138 }, |
| 371 | { 0x013c, 0x66113c }, |
| 372 | { 0x0140, 0x661140 }, |
| 373 | { 0x0144, 0x661144 }, |
| 374 | { 0x0148, 0x661148 }, |
| 375 | { 0x014c, 0x66114c }, |
| 376 | { 0x0150, 0x661150 }, |
| 377 | { 0x0154, 0x661154 }, |
| 378 | { 0x0158, 0x661158 }, |
| 379 | { 0x015c, 0x66115c }, |
| 380 | { 0x0160, 0x661160 }, |
| 381 | { 0x0164, 0x661164 }, |
| 382 | { 0x0168, 0x661168 }, |
| 383 | { 0x016c, 0x66116c }, |
| 384 | {} |
| 385 | } |
| 386 | }; |
| 387 | |
| 388 | static const struct nv50_disp_mthd_list |
| 389 | nvd0_disp_sync_mthd_image = { |
| 390 | .mthd = 0x0400, |
| 391 | .addr = 0x000400, |
| 392 | .data = { |
| 393 | { 0x0400, 0x661400 }, |
| 394 | { 0x0404, 0x661404 }, |
| 395 | { 0x0408, 0x661408 }, |
| 396 | { 0x040c, 0x66140c }, |
| 397 | { 0x0410, 0x661410 }, |
| 398 | {} |
| 399 | } |
| 400 | }; |
| 401 | |
| 402 | const struct nv50_disp_mthd_chan |
| 403 | nvd0_disp_sync_mthd_chan = { |
| 404 | .name = "Base", |
| 405 | .addr = 0x001000, |
| 406 | .data = { |
| 407 | { "Global", 1, &nvd0_disp_sync_mthd_base }, |
| 408 | { "Image", 2, &nvd0_disp_sync_mthd_image }, |
| 409 | {} |
| 410 | } |
| 411 | }; |
| 412 | |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 413 | struct nv50_disp_chan_impl |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 414 | nvd0_disp_sync_ofuncs = { |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 415 | .base.ctor = nv50_disp_sync_ctor, |
| 416 | .base.dtor = nv50_disp_dmac_dtor, |
| 417 | .base.init = nvd0_disp_dmac_init, |
| 418 | .base.fini = nvd0_disp_dmac_fini, |
| 419 | .base.rd32 = nv50_disp_chan_rd32, |
| 420 | .base.wr32 = nv50_disp_chan_wr32, |
| 421 | .chid = 1, |
| 422 | .attach = nvd0_disp_dmac_object_attach, |
| 423 | .detach = nvd0_disp_dmac_object_detach, |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 424 | }; |
| 425 | |
| 426 | /******************************************************************************* |
| 427 | * EVO overlay channel objects |
| 428 | ******************************************************************************/ |
| 429 | |
Ben Skeggs | d67d92c | 2014-02-20 15:14:10 +1000 | [diff] [blame] | 430 | static const struct nv50_disp_mthd_list |
| 431 | nvd0_disp_ovly_mthd_base = { |
| 432 | .mthd = 0x0000, |
| 433 | .data = { |
| 434 | { 0x0080, 0x665080 }, |
| 435 | { 0x0084, 0x665084 }, |
| 436 | { 0x0088, 0x665088 }, |
| 437 | { 0x008c, 0x66508c }, |
| 438 | { 0x0090, 0x665090 }, |
| 439 | { 0x0094, 0x665094 }, |
| 440 | { 0x00a0, 0x6650a0 }, |
| 441 | { 0x00a4, 0x6650a4 }, |
| 442 | { 0x00b0, 0x6650b0 }, |
| 443 | { 0x00b4, 0x6650b4 }, |
| 444 | { 0x00b8, 0x6650b8 }, |
| 445 | { 0x00c0, 0x6650c0 }, |
| 446 | { 0x00e0, 0x6650e0 }, |
| 447 | { 0x00e4, 0x6650e4 }, |
| 448 | { 0x00e8, 0x6650e8 }, |
| 449 | { 0x0100, 0x665100 }, |
| 450 | { 0x0104, 0x665104 }, |
| 451 | { 0x0108, 0x665108 }, |
| 452 | { 0x010c, 0x66510c }, |
| 453 | { 0x0110, 0x665110 }, |
| 454 | { 0x0118, 0x665118 }, |
| 455 | { 0x011c, 0x66511c }, |
| 456 | { 0x0120, 0x665120 }, |
| 457 | { 0x0124, 0x665124 }, |
| 458 | { 0x0130, 0x665130 }, |
| 459 | { 0x0134, 0x665134 }, |
| 460 | { 0x0138, 0x665138 }, |
| 461 | { 0x013c, 0x66513c }, |
| 462 | { 0x0140, 0x665140 }, |
| 463 | { 0x0144, 0x665144 }, |
| 464 | { 0x0148, 0x665148 }, |
| 465 | { 0x014c, 0x66514c }, |
| 466 | { 0x0150, 0x665150 }, |
| 467 | { 0x0154, 0x665154 }, |
| 468 | { 0x0158, 0x665158 }, |
| 469 | { 0x015c, 0x66515c }, |
| 470 | { 0x0160, 0x665160 }, |
| 471 | { 0x0164, 0x665164 }, |
| 472 | { 0x0168, 0x665168 }, |
| 473 | { 0x016c, 0x66516c }, |
| 474 | { 0x0400, 0x665400 }, |
| 475 | { 0x0408, 0x665408 }, |
| 476 | { 0x040c, 0x66540c }, |
| 477 | { 0x0410, 0x665410 }, |
| 478 | {} |
| 479 | } |
| 480 | }; |
| 481 | |
| 482 | static const struct nv50_disp_mthd_chan |
| 483 | nvd0_disp_ovly_mthd_chan = { |
| 484 | .name = "Overlay", |
| 485 | .addr = 0x001000, |
| 486 | .data = { |
| 487 | { "Global", 1, &nvd0_disp_ovly_mthd_base }, |
| 488 | {} |
| 489 | } |
| 490 | }; |
| 491 | |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 492 | struct nv50_disp_chan_impl |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 493 | nvd0_disp_ovly_ofuncs = { |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 494 | .base.ctor = nv50_disp_ovly_ctor, |
| 495 | .base.dtor = nv50_disp_dmac_dtor, |
| 496 | .base.init = nvd0_disp_dmac_init, |
| 497 | .base.fini = nvd0_disp_dmac_fini, |
| 498 | .base.rd32 = nv50_disp_chan_rd32, |
| 499 | .base.wr32 = nv50_disp_chan_wr32, |
| 500 | .chid = 5, |
| 501 | .attach = nvd0_disp_dmac_object_attach, |
| 502 | .detach = nvd0_disp_dmac_object_detach, |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 503 | }; |
| 504 | |
| 505 | /******************************************************************************* |
| 506 | * EVO PIO channel base class |
| 507 | ******************************************************************************/ |
| 508 | |
| 509 | static int |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 510 | nvd0_disp_pioc_init(struct nouveau_object *object) |
| 511 | { |
| 512 | struct nv50_disp_priv *priv = (void *)object->engine; |
| 513 | struct nv50_disp_pioc *pioc = (void *)object; |
| 514 | int chid = pioc->base.chid; |
| 515 | int ret; |
| 516 | |
| 517 | ret = nv50_disp_chan_init(&pioc->base); |
| 518 | if (ret) |
| 519 | return ret; |
| 520 | |
| 521 | /* enable error reporting */ |
| 522 | nv_mask(priv, 0x610090, 0x00000001 << chid, 0x00000001 << chid); |
| 523 | nv_mask(priv, 0x6100a0, 0x00000001 << chid, 0x00000001 << chid); |
| 524 | |
| 525 | /* activate channel */ |
| 526 | nv_wr32(priv, 0x610490 + (chid * 0x10), 0x00000001); |
| 527 | if (!nv_wait(priv, 0x610490 + (chid * 0x10), 0x00030000, 0x00010000)) { |
| 528 | nv_error(pioc, "init: 0x%08x\n", |
| 529 | nv_rd32(priv, 0x610490 + (chid * 0x10))); |
| 530 | return -EBUSY; |
| 531 | } |
| 532 | |
| 533 | return 0; |
| 534 | } |
| 535 | |
| 536 | static int |
| 537 | nvd0_disp_pioc_fini(struct nouveau_object *object, bool suspend) |
| 538 | { |
| 539 | struct nv50_disp_priv *priv = (void *)object->engine; |
| 540 | struct nv50_disp_pioc *pioc = (void *)object; |
| 541 | int chid = pioc->base.chid; |
| 542 | |
| 543 | nv_mask(priv, 0x610490 + (chid * 0x10), 0x00000001, 0x00000000); |
| 544 | if (!nv_wait(priv, 0x610490 + (chid * 0x10), 0x00030000, 0x00000000)) { |
| 545 | nv_error(pioc, "timeout: 0x%08x\n", |
| 546 | nv_rd32(priv, 0x610490 + (chid * 0x10))); |
| 547 | if (suspend) |
| 548 | return -EBUSY; |
| 549 | } |
| 550 | |
| 551 | /* disable error reporting */ |
| 552 | nv_mask(priv, 0x610090, 0x00000001 << chid, 0x00000000); |
| 553 | nv_mask(priv, 0x6100a0, 0x00000001 << chid, 0x00000000); |
| 554 | |
| 555 | return nv50_disp_chan_fini(&pioc->base, suspend); |
| 556 | } |
| 557 | |
| 558 | /******************************************************************************* |
| 559 | * EVO immediate overlay channel objects |
| 560 | ******************************************************************************/ |
| 561 | |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 562 | struct nv50_disp_chan_impl |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 563 | nvd0_disp_oimm_ofuncs = { |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 564 | .base.ctor = nv50_disp_oimm_ctor, |
| 565 | .base.dtor = nv50_disp_pioc_dtor, |
| 566 | .base.init = nvd0_disp_pioc_init, |
| 567 | .base.fini = nvd0_disp_pioc_fini, |
| 568 | .base.rd32 = nv50_disp_chan_rd32, |
| 569 | .base.wr32 = nv50_disp_chan_wr32, |
| 570 | .chid = 9, |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 571 | }; |
| 572 | |
| 573 | /******************************************************************************* |
| 574 | * EVO cursor channel objects |
| 575 | ******************************************************************************/ |
| 576 | |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 577 | struct nv50_disp_chan_impl |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 578 | nvd0_disp_curs_ofuncs = { |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 579 | .base.ctor = nv50_disp_curs_ctor, |
| 580 | .base.dtor = nv50_disp_pioc_dtor, |
| 581 | .base.init = nvd0_disp_pioc_init, |
| 582 | .base.fini = nvd0_disp_pioc_fini, |
| 583 | .base.rd32 = nv50_disp_chan_rd32, |
| 584 | .base.wr32 = nv50_disp_chan_wr32, |
| 585 | .chid = 13, |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 586 | }; |
| 587 | |
| 588 | /******************************************************************************* |
| 589 | * Base display object |
| 590 | ******************************************************************************/ |
| 591 | |
Ben Skeggs | d2fa7d3 | 2013-11-14 13:37:48 +1000 | [diff] [blame] | 592 | static int |
| 593 | nvd0_disp_base_scanoutpos(struct nouveau_object *object, u32 mthd, |
| 594 | void *data, u32 size) |
| 595 | { |
| 596 | struct nv50_disp_priv *priv = (void *)object->engine; |
| 597 | struct nv04_display_scanoutpos *args = data; |
| 598 | const int head = (mthd & NV50_DISP_MTHD_HEAD); |
| 599 | u32 blanke, blanks, total; |
| 600 | |
| 601 | if (size < sizeof(*args) || head >= priv->head.nr) |
| 602 | return -EINVAL; |
| 603 | |
| 604 | total = nv_rd32(priv, 0x640414 + (head * 0x300)); |
| 605 | blanke = nv_rd32(priv, 0x64041c + (head * 0x300)); |
| 606 | blanks = nv_rd32(priv, 0x640420 + (head * 0x300)); |
| 607 | |
| 608 | args->vblanke = (blanke & 0xffff0000) >> 16; |
| 609 | args->hblanke = (blanke & 0x0000ffff); |
| 610 | args->vblanks = (blanks & 0xffff0000) >> 16; |
| 611 | args->hblanks = (blanks & 0x0000ffff); |
| 612 | args->vtotal = ( total & 0xffff0000) >> 16; |
| 613 | args->htotal = ( total & 0x0000ffff); |
| 614 | |
| 615 | args->time[0] = ktime_to_ns(ktime_get()); |
| 616 | args->vline = nv_rd32(priv, 0x616340 + (head * 0x800)) & 0xffff; |
| 617 | args->time[1] = ktime_to_ns(ktime_get()); /* vline read locks hline */ |
| 618 | args->hline = nv_rd32(priv, 0x616344 + (head * 0x800)) & 0xffff; |
| 619 | return 0; |
| 620 | } |
| 621 | |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 622 | static int |
| 623 | nvd0_disp_base_init(struct nouveau_object *object) |
| 624 | { |
| 625 | struct nv50_disp_priv *priv = (void *)object->engine; |
| 626 | struct nv50_disp_base *base = (void *)object; |
| 627 | int ret, i; |
| 628 | u32 tmp; |
| 629 | |
| 630 | ret = nouveau_parent_init(&base->base); |
| 631 | if (ret) |
| 632 | return ret; |
| 633 | |
| 634 | /* The below segments of code copying values from one register to |
| 635 | * another appear to inform EVO of the display capabilities or |
| 636 | * something similar. |
| 637 | */ |
| 638 | |
| 639 | /* ... CRTC caps */ |
| 640 | for (i = 0; i < priv->head.nr; i++) { |
| 641 | tmp = nv_rd32(priv, 0x616104 + (i * 0x800)); |
| 642 | nv_wr32(priv, 0x6101b4 + (i * 0x800), tmp); |
| 643 | tmp = nv_rd32(priv, 0x616108 + (i * 0x800)); |
| 644 | nv_wr32(priv, 0x6101b8 + (i * 0x800), tmp); |
| 645 | tmp = nv_rd32(priv, 0x61610c + (i * 0x800)); |
| 646 | nv_wr32(priv, 0x6101bc + (i * 0x800), tmp); |
| 647 | } |
| 648 | |
| 649 | /* ... DAC caps */ |
| 650 | for (i = 0; i < priv->dac.nr; i++) { |
| 651 | tmp = nv_rd32(priv, 0x61a000 + (i * 0x800)); |
| 652 | nv_wr32(priv, 0x6101c0 + (i * 0x800), tmp); |
| 653 | } |
| 654 | |
| 655 | /* ... SOR caps */ |
| 656 | for (i = 0; i < priv->sor.nr; i++) { |
| 657 | tmp = nv_rd32(priv, 0x61c000 + (i * 0x800)); |
| 658 | nv_wr32(priv, 0x6301c4 + (i * 0x800), tmp); |
| 659 | } |
| 660 | |
| 661 | /* steal display away from vbios, or something like that */ |
| 662 | if (nv_rd32(priv, 0x6100ac) & 0x00000100) { |
| 663 | nv_wr32(priv, 0x6100ac, 0x00000100); |
| 664 | nv_mask(priv, 0x6194e8, 0x00000001, 0x00000000); |
| 665 | if (!nv_wait(priv, 0x6194e8, 0x00000002, 0x00000000)) { |
| 666 | nv_error(priv, "timeout acquiring display\n"); |
| 667 | return -EBUSY; |
| 668 | } |
| 669 | } |
| 670 | |
| 671 | /* point at display engine memory area (hash table, objects) */ |
| 672 | nv_wr32(priv, 0x610010, (nv_gpuobj(object->parent)->addr >> 8) | 9); |
| 673 | |
| 674 | /* enable supervisor interrupts, disable everything else */ |
| 675 | nv_wr32(priv, 0x610090, 0x00000000); |
| 676 | nv_wr32(priv, 0x6100a0, 0x00000000); |
| 677 | nv_wr32(priv, 0x6100b0, 0x00000307); |
| 678 | |
Ben Skeggs | e8d95b2 | 2013-10-25 09:59:14 +1000 | [diff] [blame] | 679 | /* disable underflow reporting, preventing an intermittent issue |
| 680 | * on some nve4 boards where the production vbios left this |
| 681 | * setting enabled by default. |
| 682 | * |
| 683 | * ftp://download.nvidia.com/open-gpu-doc/gk104-disable-underflow-reporting/1/gk104-disable-underflow-reporting.txt |
| 684 | */ |
| 685 | for (i = 0; i < priv->head.nr; i++) |
| 686 | nv_mask(priv, 0x616308 + (i * 0x800), 0x00000111, 0x00000010); |
| 687 | |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 688 | return 0; |
| 689 | } |
| 690 | |
| 691 | static int |
| 692 | nvd0_disp_base_fini(struct nouveau_object *object, bool suspend) |
| 693 | { |
| 694 | struct nv50_disp_priv *priv = (void *)object->engine; |
| 695 | struct nv50_disp_base *base = (void *)object; |
| 696 | |
| 697 | /* disable all interrupts */ |
| 698 | nv_wr32(priv, 0x6100b0, 0x00000000); |
| 699 | |
| 700 | return nouveau_parent_fini(&base->base, suspend); |
| 701 | } |
| 702 | |
| 703 | struct nouveau_ofuncs |
| 704 | nvd0_disp_base_ofuncs = { |
Ben Skeggs | 79ca277 | 2014-08-10 04:10:20 +1000 | [diff] [blame] | 705 | .ctor = nv50_disp_base_ctor, |
| 706 | .dtor = nv50_disp_base_dtor, |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 707 | .init = nvd0_disp_base_init, |
| 708 | .fini = nvd0_disp_base_fini, |
Ben Skeggs | bf0eb89 | 2014-08-10 04:10:26 +1000 | [diff] [blame] | 709 | .mthd = nv50_disp_base_mthd, |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 710 | }; |
| 711 | |
Ben Skeggs | d2fa7d3 | 2013-11-14 13:37:48 +1000 | [diff] [blame] | 712 | struct nouveau_omthds |
| 713 | nvd0_disp_base_omthds[] = { |
| 714 | { HEAD_MTHD(NV50_DISP_SCANOUTPOS) , nvd0_disp_base_scanoutpos }, |
Ben Skeggs | ebd6acb | 2014-05-26 12:09:06 +1000 | [diff] [blame] | 715 | { SOR_MTHD(NV94_DISP_SOR_DP_PWR) , nv50_sor_mthd }, |
Ben Skeggs | d2fa7d3 | 2013-11-14 13:37:48 +1000 | [diff] [blame] | 716 | { PIOR_MTHD(NV50_DISP_PIOR_PWR) , nv50_pior_mthd }, |
| 717 | { PIOR_MTHD(NV50_DISP_PIOR_TMDS_PWR) , nv50_pior_mthd }, |
| 718 | { PIOR_MTHD(NV50_DISP_PIOR_DP_PWR) , nv50_pior_mthd }, |
| 719 | {}, |
| 720 | }; |
| 721 | |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 722 | static struct nouveau_oclass |
| 723 | nvd0_disp_base_oclass[] = { |
Ben Skeggs | d2fa7d3 | 2013-11-14 13:37:48 +1000 | [diff] [blame] | 724 | { NVD0_DISP_CLASS, &nvd0_disp_base_ofuncs, nvd0_disp_base_omthds }, |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 725 | {} |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 726 | }; |
| 727 | |
| 728 | static struct nouveau_oclass |
| 729 | nvd0_disp_sclass[] = { |
Ben Skeggs | 2c04ae0 | 2014-08-10 04:10:25 +1000 | [diff] [blame] | 730 | { NVD0_DISP_MAST_CLASS, &nvd0_disp_mast_ofuncs.base }, |
| 731 | { NVD0_DISP_SYNC_CLASS, &nvd0_disp_sync_ofuncs.base }, |
| 732 | { NVD0_DISP_OVLY_CLASS, &nvd0_disp_ovly_ofuncs.base }, |
| 733 | { NVD0_DISP_OIMM_CLASS, &nvd0_disp_oimm_ofuncs.base }, |
| 734 | { NVD0_DISP_CURS_CLASS, &nvd0_disp_curs_ofuncs.base }, |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 735 | {} |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 736 | }; |
| 737 | |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 738 | /******************************************************************************* |
| 739 | * Display engine implementation |
| 740 | ******************************************************************************/ |
| 741 | |
Ben Skeggs | 79ca277 | 2014-08-10 04:10:20 +1000 | [diff] [blame] | 742 | static void |
| 743 | nvd0_disp_vblank_init(struct nvkm_event *event, int type, int head) |
| 744 | { |
| 745 | struct nouveau_disp *disp = container_of(event, typeof(*disp), vblank); |
| 746 | nv_mask(disp, 0x6100c0 + (head * 0x800), 0x00000001, 0x00000001); |
| 747 | } |
| 748 | |
| 749 | static void |
| 750 | nvd0_disp_vblank_fini(struct nvkm_event *event, int type, int head) |
| 751 | { |
| 752 | struct nouveau_disp *disp = container_of(event, typeof(*disp), vblank); |
| 753 | nv_mask(disp, 0x6100c0 + (head * 0x800), 0x00000001, 0x00000000); |
| 754 | } |
| 755 | |
| 756 | const struct nvkm_event_func |
| 757 | nvd0_disp_vblank_func = { |
| 758 | .ctor = nouveau_disp_vblank_ctor, |
| 759 | .init = nvd0_disp_vblank_init, |
| 760 | .fini = nvd0_disp_vblank_fini, |
| 761 | }; |
| 762 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 763 | static struct nvkm_output * |
| 764 | exec_lookup(struct nv50_disp_priv *priv, int head, int or, u32 ctrl, |
| 765 | u32 *data, u8 *ver, u8 *hdr, u8 *cnt, u8 *len, |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 766 | struct nvbios_outp *info) |
| 767 | { |
| 768 | struct nouveau_bios *bios = nouveau_bios(priv); |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 769 | struct nvkm_output *outp; |
| 770 | u16 mask, type; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 771 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 772 | if (or < 4) { |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 773 | type = DCB_OUTPUT_ANALOG; |
| 774 | mask = 0; |
| 775 | } else { |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 776 | or -= 4; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 777 | switch (ctrl & 0x00000f00) { |
| 778 | case 0x00000000: type = DCB_OUTPUT_LVDS; mask = 1; break; |
| 779 | case 0x00000100: type = DCB_OUTPUT_TMDS; mask = 1; break; |
| 780 | case 0x00000200: type = DCB_OUTPUT_TMDS; mask = 2; break; |
| 781 | case 0x00000500: type = DCB_OUTPUT_TMDS; mask = 3; break; |
| 782 | case 0x00000800: type = DCB_OUTPUT_DP; mask = 1; break; |
| 783 | case 0x00000900: type = DCB_OUTPUT_DP; mask = 2; break; |
| 784 | default: |
| 785 | nv_error(priv, "unknown SOR mc 0x%08x\n", ctrl); |
| 786 | return 0x0000; |
| 787 | } |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 788 | } |
| 789 | |
| 790 | mask = 0x00c0 & (mask << 6); |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 791 | mask |= 0x0001 << or; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 792 | mask |= 0x0100 << head; |
| 793 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 794 | list_for_each_entry(outp, &priv->base.outp, head) { |
| 795 | if ((outp->info.hasht & 0xff) == type && |
| 796 | (outp->info.hashm & mask) == mask) { |
| 797 | *data = nvbios_outp_match(bios, outp->info.hasht, |
| 798 | outp->info.hashm, |
| 799 | ver, hdr, cnt, len, info); |
| 800 | if (!*data) |
| 801 | return NULL; |
| 802 | return outp; |
| 803 | } |
| 804 | } |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 805 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 806 | return NULL; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 807 | } |
| 808 | |
Ben Skeggs | 1ae5a62 | 2014-06-11 13:06:48 +1000 | [diff] [blame] | 809 | static struct nvkm_output * |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 810 | exec_script(struct nv50_disp_priv *priv, int head, int id) |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 811 | { |
| 812 | struct nouveau_bios *bios = nouveau_bios(priv); |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 813 | struct nvkm_output *outp; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 814 | struct nvbios_outp info; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 815 | u8 ver, hdr, cnt, len; |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 816 | u32 data, ctrl = 0; |
| 817 | int or; |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 818 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 819 | for (or = 0; !(ctrl & (1 << head)) && or < 8; or++) { |
| 820 | ctrl = nv_rd32(priv, 0x640180 + (or * 0x20)); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 821 | if (ctrl & (1 << head)) |
| 822 | break; |
| 823 | } |
| 824 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 825 | if (or == 8) |
Ben Skeggs | 1ae5a62 | 2014-06-11 13:06:48 +1000 | [diff] [blame] | 826 | return NULL; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 827 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 828 | outp = exec_lookup(priv, head, or, ctrl, &data, &ver, &hdr, &cnt, &len, &info); |
| 829 | if (outp) { |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 830 | struct nvbios_init init = { |
| 831 | .subdev = nv_subdev(priv), |
| 832 | .bios = bios, |
| 833 | .offset = info.script[id], |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 834 | .outp = &outp->info, |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 835 | .crtc = head, |
| 836 | .execute = 1, |
| 837 | }; |
| 838 | |
Ben Skeggs | 1ae5a62 | 2014-06-11 13:06:48 +1000 | [diff] [blame] | 839 | nvbios_exec(&init); |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 840 | } |
| 841 | |
Ben Skeggs | 1ae5a62 | 2014-06-11 13:06:48 +1000 | [diff] [blame] | 842 | return outp; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 843 | } |
| 844 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 845 | static struct nvkm_output * |
| 846 | exec_clkcmp(struct nv50_disp_priv *priv, int head, int id, u32 pclk, u32 *conf) |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 847 | { |
| 848 | struct nouveau_bios *bios = nouveau_bios(priv); |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 849 | struct nvkm_output *outp; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 850 | struct nvbios_outp info1; |
| 851 | struct nvbios_ocfg info2; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 852 | u8 ver, hdr, cnt, len; |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 853 | u32 data, ctrl = 0; |
| 854 | int or; |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 855 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 856 | for (or = 0; !(ctrl & (1 << head)) && or < 8; or++) { |
| 857 | ctrl = nv_rd32(priv, 0x660180 + (or * 0x20)); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 858 | if (ctrl & (1 << head)) |
| 859 | break; |
| 860 | } |
| 861 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 862 | if (or == 8) |
| 863 | return NULL; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 864 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 865 | outp = exec_lookup(priv, head, or, ctrl, &data, &ver, &hdr, &cnt, &len, &info1); |
| 866 | if (!outp) |
| 867 | return NULL; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 868 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 869 | switch (outp->info.type) { |
Ben Skeggs | 4a230fa | 2012-11-09 11:25:37 +1000 | [diff] [blame] | 870 | case DCB_OUTPUT_TMDS: |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 871 | *conf = (ctrl & 0x00000f00) >> 8; |
Ben Skeggs | 4a230fa | 2012-11-09 11:25:37 +1000 | [diff] [blame] | 872 | if (pclk >= 165000) |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 873 | *conf |= 0x0100; |
Ben Skeggs | 4a230fa | 2012-11-09 11:25:37 +1000 | [diff] [blame] | 874 | break; |
| 875 | case DCB_OUTPUT_LVDS: |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 876 | *conf = priv->sor.lvdsconf; |
Ben Skeggs | 4a230fa | 2012-11-09 11:25:37 +1000 | [diff] [blame] | 877 | break; |
| 878 | case DCB_OUTPUT_DP: |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 879 | *conf = (ctrl & 0x00000f00) >> 8; |
Ben Skeggs | 4a230fa | 2012-11-09 11:25:37 +1000 | [diff] [blame] | 880 | break; |
| 881 | case DCB_OUTPUT_ANALOG: |
| 882 | default: |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 883 | *conf = 0x00ff; |
Ben Skeggs | 4a230fa | 2012-11-09 11:25:37 +1000 | [diff] [blame] | 884 | break; |
| 885 | } |
| 886 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 887 | data = nvbios_ocfg_match(bios, data, *conf, &ver, &hdr, &cnt, &len, &info2); |
Ben Skeggs | 0a0afd2 | 2013-02-18 23:17:53 -0500 | [diff] [blame] | 888 | if (data && id < 0xff) { |
Ben Skeggs | 4a230fa | 2012-11-09 11:25:37 +1000 | [diff] [blame] | 889 | data = nvbios_oclk_match(bios, info2.clkcmp[id], pclk); |
| 890 | if (data) { |
| 891 | struct nvbios_init init = { |
| 892 | .subdev = nv_subdev(priv), |
| 893 | .bios = bios, |
| 894 | .offset = data, |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 895 | .outp = &outp->info, |
Ben Skeggs | 4a230fa | 2012-11-09 11:25:37 +1000 | [diff] [blame] | 896 | .crtc = head, |
| 897 | .execute = 1, |
| 898 | }; |
| 899 | |
Ben Skeggs | 46c13c1 | 2013-02-16 13:49:21 +1000 | [diff] [blame] | 900 | nvbios_exec(&init); |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 901 | } |
| 902 | } |
| 903 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 904 | return outp; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 905 | } |
| 906 | |
| 907 | static void |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 908 | nvd0_disp_intr_unk1_0(struct nv50_disp_priv *priv, int head) |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 909 | { |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 910 | exec_script(priv, head, 1); |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 911 | } |
| 912 | |
| 913 | static void |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 914 | nvd0_disp_intr_unk2_0(struct nv50_disp_priv *priv, int head) |
Ben Skeggs | ed58aee | 2012-11-08 14:59:26 +1000 | [diff] [blame] | 915 | { |
Ben Skeggs | 1ae5a62 | 2014-06-11 13:06:48 +1000 | [diff] [blame] | 916 | struct nvkm_output *outp = exec_script(priv, head, 2); |
| 917 | |
| 918 | /* see note in nv50_disp_intr_unk20_0() */ |
| 919 | if (outp && outp->info.type == DCB_OUTPUT_DP) { |
| 920 | struct nvkm_output_dp *outpdp = (void *)outp; |
| 921 | struct nvbios_init init = { |
| 922 | .subdev = nv_subdev(priv), |
| 923 | .bios = nouveau_bios(priv), |
| 924 | .outp = &outp->info, |
| 925 | .crtc = head, |
| 926 | .offset = outpdp->info.script[4], |
| 927 | .execute = 1, |
| 928 | }; |
| 929 | |
| 930 | nvbios_exec(&init); |
| 931 | atomic_set(&outpdp->lt.done, 0); |
| 932 | } |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 933 | } |
| 934 | |
| 935 | static void |
| 936 | nvd0_disp_intr_unk2_1(struct nv50_disp_priv *priv, int head) |
| 937 | { |
Ben Skeggs | 88524bc | 2013-03-05 10:53:54 +1000 | [diff] [blame] | 938 | struct nouveau_devinit *devinit = nouveau_devinit(priv); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 939 | u32 pclk = nv_rd32(priv, 0x660450 + (head * 0x300)) / 1000; |
| 940 | if (pclk) |
Ben Skeggs | 88524bc | 2013-03-05 10:53:54 +1000 | [diff] [blame] | 941 | devinit->pll_set(devinit, PLL_VPLL0 + head, pclk); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 942 | nv_wr32(priv, 0x612200 + (head * 0x800), 0x00000000); |
| 943 | } |
| 944 | |
| 945 | static void |
| 946 | nvd0_disp_intr_unk2_2_tu(struct nv50_disp_priv *priv, int head, |
| 947 | struct dcb_output *outp) |
| 948 | { |
| 949 | const int or = ffs(outp->or) - 1; |
Ben Skeggs | ed58aee | 2012-11-08 14:59:26 +1000 | [diff] [blame] | 950 | const u32 ctrl = nv_rd32(priv, 0x660200 + (or * 0x020)); |
| 951 | const u32 conf = nv_rd32(priv, 0x660404 + (head * 0x300)); |
| 952 | const u32 pclk = nv_rd32(priv, 0x660450 + (head * 0x300)) / 1000; |
Ben Skeggs | ed58aee | 2012-11-08 14:59:26 +1000 | [diff] [blame] | 953 | const u32 link = ((ctrl & 0xf00) == 0x800) ? 0 : 1; |
| 954 | const u32 hoff = (head * 0x800); |
| 955 | const u32 soff = ( or * 0x800); |
| 956 | const u32 loff = (link * 0x080) + soff; |
| 957 | const u32 symbol = 100000; |
| 958 | const u32 TU = 64; |
| 959 | u32 dpctrl = nv_rd32(priv, 0x61c10c + loff) & 0x000f0000; |
| 960 | u32 clksor = nv_rd32(priv, 0x612300 + soff); |
Ben Skeggs | bf2c886 | 2012-11-21 14:49:54 +1000 | [diff] [blame] | 961 | u32 datarate, link_nr, link_bw, bits; |
Ben Skeggs | ed58aee | 2012-11-08 14:59:26 +1000 | [diff] [blame] | 962 | u64 ratio, value; |
| 963 | |
Ben Skeggs | bf2c886 | 2012-11-21 14:49:54 +1000 | [diff] [blame] | 964 | if ((conf & 0x3c0) == 0x180) bits = 30; |
| 965 | else if ((conf & 0x3c0) == 0x140) bits = 24; |
| 966 | else bits = 18; |
| 967 | datarate = (pclk * bits) / 8; |
| 968 | |
Ben Skeggs | ed58aee | 2012-11-08 14:59:26 +1000 | [diff] [blame] | 969 | if (dpctrl > 0x00030000) link_nr = 4; |
| 970 | else if (dpctrl > 0x00010000) link_nr = 2; |
| 971 | else link_nr = 1; |
| 972 | |
| 973 | link_bw = (clksor & 0x007c0000) >> 18; |
| 974 | link_bw *= 27000; |
| 975 | |
| 976 | ratio = datarate; |
| 977 | ratio *= symbol; |
| 978 | do_div(ratio, link_nr * link_bw); |
| 979 | |
| 980 | value = (symbol - ratio) * TU; |
| 981 | value *= ratio; |
| 982 | do_div(value, symbol); |
| 983 | do_div(value, symbol); |
| 984 | |
| 985 | value += 5; |
| 986 | value |= 0x08000000; |
| 987 | |
| 988 | nv_wr32(priv, 0x616610 + hoff, value); |
| 989 | } |
| 990 | |
| 991 | static void |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 992 | nvd0_disp_intr_unk2_2(struct nv50_disp_priv *priv, int head) |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 993 | { |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 994 | struct nvkm_output *outp; |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 995 | u32 pclk = nv_rd32(priv, 0x660450 + (head * 0x300)) / 1000; |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 996 | u32 conf, addr, data; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 997 | |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 998 | outp = exec_clkcmp(priv, head, 0xff, pclk, &conf); |
| 999 | if (!outp) |
| 1000 | return; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 1001 | |
Ben Skeggs | 55f083c | 2014-05-20 10:18:03 +1000 | [diff] [blame] | 1002 | /* see note in nv50_disp_intr_unk20_2() */ |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 1003 | if (outp->info.type == DCB_OUTPUT_DP) { |
| 1004 | u32 sync = nv_rd32(priv, 0x660404 + (head * 0x300)); |
| 1005 | switch ((sync & 0x000003c0) >> 6) { |
Ben Skeggs | 0713b45 | 2014-07-01 10:54:52 +1000 | [diff] [blame] | 1006 | case 6: pclk = pclk * 30; break; |
| 1007 | case 5: pclk = pclk * 24; break; |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 1008 | case 2: |
| 1009 | default: |
Ben Skeggs | 0713b45 | 2014-07-01 10:54:52 +1000 | [diff] [blame] | 1010 | pclk = pclk * 18; |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 1011 | break; |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1012 | } |
| 1013 | |
Ben Skeggs | 55f083c | 2014-05-20 10:18:03 +1000 | [diff] [blame] | 1014 | if (nvkm_output_dp_train(outp, pclk, true)) |
| 1015 | ERR("link not trained before attach\n"); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1016 | } |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 1017 | |
| 1018 | exec_clkcmp(priv, head, 0, pclk, &conf); |
| 1019 | |
| 1020 | if (outp->info.type == DCB_OUTPUT_ANALOG) { |
| 1021 | addr = 0x612280 + (ffs(outp->info.or) - 1) * 0x800; |
| 1022 | data = 0x00000000; |
| 1023 | } else { |
| 1024 | if (outp->info.type == DCB_OUTPUT_DP) |
| 1025 | nvd0_disp_intr_unk2_2_tu(priv, head, &outp->info); |
| 1026 | addr = 0x612300 + (ffs(outp->info.or) - 1) * 0x800; |
| 1027 | data = (conf & 0x0100) ? 0x00000101 : 0x00000000; |
| 1028 | } |
| 1029 | |
| 1030 | nv_mask(priv, addr, 0x00000707, data); |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 1031 | } |
| 1032 | |
| 1033 | static void |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1034 | nvd0_disp_intr_unk4_0(struct nv50_disp_priv *priv, int head) |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 1035 | { |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1036 | u32 pclk = nv_rd32(priv, 0x660450 + (head * 0x300)) / 1000; |
Ben Skeggs | 2bd651e | 2014-05-21 11:39:07 +1000 | [diff] [blame] | 1037 | u32 conf; |
| 1038 | |
| 1039 | exec_clkcmp(priv, head, 1, pclk, &conf); |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 1040 | } |
| 1041 | |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 1042 | void |
Ben Skeggs | 5cc027f | 2013-02-18 17:50:51 -0500 | [diff] [blame] | 1043 | nvd0_disp_intr_supervisor(struct work_struct *work) |
| 1044 | { |
| 1045 | struct nv50_disp_priv *priv = |
| 1046 | container_of(work, struct nv50_disp_priv, supervisor); |
Ben Skeggs | b62b9ec | 2014-02-20 23:19:58 +1000 | [diff] [blame] | 1047 | struct nv50_disp_impl *impl = (void *)nv_object(priv)->oclass; |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1048 | u32 mask[4]; |
| 1049 | int head; |
Ben Skeggs | 5cc027f | 2013-02-18 17:50:51 -0500 | [diff] [blame] | 1050 | |
Ben Skeggs | 4b6c6fb5 | 2014-02-21 16:01:40 +1000 | [diff] [blame] | 1051 | nv_debug(priv, "supervisor %d\n", ffs(priv->super)); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1052 | for (head = 0; head < priv->head.nr; head++) { |
| 1053 | mask[head] = nv_rd32(priv, 0x6101d4 + (head * 0x800)); |
| 1054 | nv_debug(priv, "head %d: 0x%08x\n", head, mask[head]); |
| 1055 | } |
Ben Skeggs | 5cc027f | 2013-02-18 17:50:51 -0500 | [diff] [blame] | 1056 | |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1057 | if (priv->super & 0x00000001) { |
Ben Skeggs | b62b9ec | 2014-02-20 23:19:58 +1000 | [diff] [blame] | 1058 | nv50_disp_mthd_chan(priv, NV_DBG_DEBUG, 0, impl->mthd.core); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1059 | for (head = 0; head < priv->head.nr; head++) { |
| 1060 | if (!(mask[head] & 0x00001000)) |
| 1061 | continue; |
Ben Skeggs | 4b6c6fb5 | 2014-02-21 16:01:40 +1000 | [diff] [blame] | 1062 | nv_debug(priv, "supervisor 1.0 - head %d\n", head); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1063 | nvd0_disp_intr_unk1_0(priv, head); |
| 1064 | } |
| 1065 | } else |
| 1066 | if (priv->super & 0x00000002) { |
| 1067 | for (head = 0; head < priv->head.nr; head++) { |
| 1068 | if (!(mask[head] & 0x00001000)) |
| 1069 | continue; |
Ben Skeggs | 4b6c6fb5 | 2014-02-21 16:01:40 +1000 | [diff] [blame] | 1070 | nv_debug(priv, "supervisor 2.0 - head %d\n", head); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1071 | nvd0_disp_intr_unk2_0(priv, head); |
| 1072 | } |
| 1073 | for (head = 0; head < priv->head.nr; head++) { |
| 1074 | if (!(mask[head] & 0x00010000)) |
| 1075 | continue; |
Ben Skeggs | 4b6c6fb5 | 2014-02-21 16:01:40 +1000 | [diff] [blame] | 1076 | nv_debug(priv, "supervisor 2.1 - head %d\n", head); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1077 | nvd0_disp_intr_unk2_1(priv, head); |
| 1078 | } |
| 1079 | for (head = 0; head < priv->head.nr; head++) { |
| 1080 | if (!(mask[head] & 0x00001000)) |
| 1081 | continue; |
Ben Skeggs | 4b6c6fb5 | 2014-02-21 16:01:40 +1000 | [diff] [blame] | 1082 | nv_debug(priv, "supervisor 2.2 - head %d\n", head); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1083 | nvd0_disp_intr_unk2_2(priv, head); |
| 1084 | } |
| 1085 | } else |
| 1086 | if (priv->super & 0x00000004) { |
| 1087 | for (head = 0; head < priv->head.nr; head++) { |
| 1088 | if (!(mask[head] & 0x00001000)) |
| 1089 | continue; |
Ben Skeggs | 4b6c6fb5 | 2014-02-21 16:01:40 +1000 | [diff] [blame] | 1090 | nv_debug(priv, "supervisor 3.0 - head %d\n", head); |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1091 | nvd0_disp_intr_unk4_0(priv, head); |
| 1092 | } |
| 1093 | } |
Ben Skeggs | 5cc027f | 2013-02-18 17:50:51 -0500 | [diff] [blame] | 1094 | |
Ben Skeggs | 4ea253a | 2013-02-20 19:21:08 +1000 | [diff] [blame] | 1095 | for (head = 0; head < priv->head.nr; head++) |
| 1096 | nv_wr32(priv, 0x6101d4 + (head * 0x800), 0x00000000); |
| 1097 | nv_wr32(priv, 0x6101d0, 0x80000000); |
Ben Skeggs | 5cc027f | 2013-02-18 17:50:51 -0500 | [diff] [blame] | 1098 | } |
| 1099 | |
Ben Skeggs | 9cf6ba2 | 2014-02-20 23:26:18 +1000 | [diff] [blame] | 1100 | static void |
| 1101 | nvd0_disp_intr_error(struct nv50_disp_priv *priv, int chid) |
| 1102 | { |
| 1103 | const struct nv50_disp_impl *impl = (void *)nv_object(priv)->oclass; |
| 1104 | u32 mthd = nv_rd32(priv, 0x6101f0 + (chid * 12)); |
| 1105 | u32 data = nv_rd32(priv, 0x6101f4 + (chid * 12)); |
| 1106 | u32 unkn = nv_rd32(priv, 0x6101f8 + (chid * 12)); |
| 1107 | |
| 1108 | nv_error(priv, "chid %d mthd 0x%04x data 0x%08x " |
| 1109 | "0x%08x 0x%08x\n", |
| 1110 | chid, (mthd & 0x0000ffc), data, mthd, unkn); |
| 1111 | |
| 1112 | if (chid == 0) { |
Ben Skeggs | e32d68c | 2014-06-04 11:43:50 +1000 | [diff] [blame] | 1113 | switch (mthd & 0xffc) { |
Ben Skeggs | 9cf6ba2 | 2014-02-20 23:26:18 +1000 | [diff] [blame] | 1114 | case 0x0080: |
| 1115 | nv50_disp_mthd_chan(priv, NV_DBG_ERROR, chid - 0, |
| 1116 | impl->mthd.core); |
| 1117 | break; |
| 1118 | default: |
| 1119 | break; |
| 1120 | } |
| 1121 | } else |
| 1122 | if (chid <= 4) { |
Ben Skeggs | e32d68c | 2014-06-04 11:43:50 +1000 | [diff] [blame] | 1123 | switch (mthd & 0xffc) { |
Ben Skeggs | 9cf6ba2 | 2014-02-20 23:26:18 +1000 | [diff] [blame] | 1124 | case 0x0080: |
| 1125 | nv50_disp_mthd_chan(priv, NV_DBG_ERROR, chid - 1, |
| 1126 | impl->mthd.base); |
| 1127 | break; |
| 1128 | default: |
| 1129 | break; |
| 1130 | } |
| 1131 | } else |
| 1132 | if (chid <= 8) { |
Ben Skeggs | e32d68c | 2014-06-04 11:43:50 +1000 | [diff] [blame] | 1133 | switch (mthd & 0xffc) { |
Ben Skeggs | 9cf6ba2 | 2014-02-20 23:26:18 +1000 | [diff] [blame] | 1134 | case 0x0080: |
| 1135 | nv50_disp_mthd_chan(priv, NV_DBG_ERROR, chid - 5, |
| 1136 | impl->mthd.ovly); |
| 1137 | break; |
| 1138 | default: |
| 1139 | break; |
| 1140 | } |
| 1141 | } |
| 1142 | |
| 1143 | nv_wr32(priv, 0x61009c, (1 << chid)); |
| 1144 | nv_wr32(priv, 0x6101f0 + (chid * 12), 0x90000000); |
| 1145 | } |
| 1146 | |
Ben Skeggs | 5cc027f | 2013-02-18 17:50:51 -0500 | [diff] [blame] | 1147 | void |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1148 | nvd0_disp_intr(struct nouveau_subdev *subdev) |
| 1149 | { |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 1150 | struct nv50_disp_priv *priv = (void *)subdev; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1151 | u32 intr = nv_rd32(priv, 0x610088); |
| 1152 | int i; |
| 1153 | |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 1154 | if (intr & 0x00000001) { |
| 1155 | u32 stat = nv_rd32(priv, 0x61008c); |
| 1156 | nv_wr32(priv, 0x61008c, stat); |
| 1157 | intr &= ~0x00000001; |
| 1158 | } |
| 1159 | |
| 1160 | if (intr & 0x00000002) { |
| 1161 | u32 stat = nv_rd32(priv, 0x61009c); |
| 1162 | int chid = ffs(stat) - 1; |
Ben Skeggs | 9cf6ba2 | 2014-02-20 23:26:18 +1000 | [diff] [blame] | 1163 | if (chid >= 0) |
| 1164 | nvd0_disp_intr_error(priv, chid); |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 1165 | intr &= ~0x00000002; |
| 1166 | } |
| 1167 | |
| 1168 | if (intr & 0x00100000) { |
| 1169 | u32 stat = nv_rd32(priv, 0x6100ac); |
Ben Skeggs | 5cc027f | 2013-02-18 17:50:51 -0500 | [diff] [blame] | 1170 | if (stat & 0x00000007) { |
| 1171 | priv->super = (stat & 0x00000007); |
| 1172 | schedule_work(&priv->supervisor); |
| 1173 | nv_wr32(priv, 0x6100ac, priv->super); |
| 1174 | stat &= ~0x00000007; |
Ben Skeggs | 14464b8 | 2012-11-02 11:33:27 +1000 | [diff] [blame] | 1175 | } |
| 1176 | |
| 1177 | if (stat) { |
| 1178 | nv_info(priv, "unknown intr24 0x%08x\n", stat); |
| 1179 | nv_wr32(priv, 0x6100ac, stat); |
| 1180 | } |
| 1181 | |
| 1182 | intr &= ~0x00100000; |
| 1183 | } |
| 1184 | |
| 1185 | for (i = 0; i < priv->head.nr; i++) { |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1186 | u32 mask = 0x01000000 << i; |
| 1187 | if (mask & intr) { |
| 1188 | u32 stat = nv_rd32(priv, 0x6100bc + (i * 0x800)); |
| 1189 | if (stat & 0x00000001) |
Ben Skeggs | 79ca277 | 2014-08-10 04:10:20 +1000 | [diff] [blame] | 1190 | nouveau_disp_vblank(&priv->base, i); |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1191 | nv_mask(priv, 0x6100bc + (i * 0x800), 0, 0); |
| 1192 | nv_rd32(priv, 0x6100c0 + (i * 0x800)); |
| 1193 | } |
| 1194 | } |
| 1195 | } |
| 1196 | |
| 1197 | static int |
| 1198 | nvd0_disp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 1199 | struct nouveau_oclass *oclass, void *data, u32 size, |
| 1200 | struct nouveau_object **pobject) |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1201 | { |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 1202 | struct nv50_disp_priv *priv; |
Ben Skeggs | 1d7c71a | 2013-01-31 09:23:34 +1000 | [diff] [blame] | 1203 | int heads = nv_rd32(parent, 0x022448); |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1204 | int ret; |
| 1205 | |
Ben Skeggs | 1d7c71a | 2013-01-31 09:23:34 +1000 | [diff] [blame] | 1206 | ret = nouveau_disp_create(parent, engine, oclass, heads, |
| 1207 | "PDISP", "display", &priv); |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1208 | *pobject = nv_object(priv); |
| 1209 | if (ret) |
| 1210 | return ret; |
| 1211 | |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 1212 | nv_engine(priv)->sclass = nvd0_disp_base_oclass; |
| 1213 | nv_engine(priv)->cclass = &nv50_disp_cclass; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1214 | nv_subdev(priv)->intr = nvd0_disp_intr; |
Ben Skeggs | 5cc027f | 2013-02-18 17:50:51 -0500 | [diff] [blame] | 1215 | INIT_WORK(&priv->supervisor, nvd0_disp_intr_supervisor); |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 1216 | priv->sclass = nvd0_disp_sclass; |
Ben Skeggs | 1d7c71a | 2013-01-31 09:23:34 +1000 | [diff] [blame] | 1217 | priv->head.nr = heads; |
Ben Skeggs | 4665406 | 2012-08-28 14:10:39 +1000 | [diff] [blame] | 1218 | priv->dac.nr = 3; |
| 1219 | priv->sor.nr = 4; |
Ben Skeggs | 35b21d3 | 2012-11-08 12:08:55 +1000 | [diff] [blame] | 1220 | priv->dac.power = nv50_dac_power; |
| 1221 | priv->dac.sense = nv50_dac_sense; |
Ben Skeggs | 74b6685 | 2012-11-08 12:01:39 +1000 | [diff] [blame] | 1222 | priv->sor.power = nv50_sor_power; |
Ben Skeggs | 0a9e2b95 | 2012-11-08 14:03:56 +1000 | [diff] [blame] | 1223 | priv->sor.hda_eld = nvd0_hda_eld; |
Ben Skeggs | 1c30cd0 | 2012-11-08 14:22:28 +1000 | [diff] [blame] | 1224 | priv->sor.hdmi = nvd0_hdmi_ctrl; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1225 | return 0; |
| 1226 | } |
| 1227 | |
Ben Skeggs | a8f8b48 | 2014-02-20 21:33:34 +1000 | [diff] [blame] | 1228 | struct nouveau_oclass * |
Ben Skeggs | b8407c9 | 2014-05-17 11:19:54 +1000 | [diff] [blame] | 1229 | nvd0_disp_outp_sclass[] = { |
| 1230 | &nvd0_sor_dp_impl.base.base, |
| 1231 | NULL |
| 1232 | }; |
| 1233 | |
| 1234 | struct nouveau_oclass * |
Ben Skeggs | a8f8b48 | 2014-02-20 21:33:34 +1000 | [diff] [blame] | 1235 | nvd0_disp_oclass = &(struct nv50_disp_impl) { |
| 1236 | .base.base.handle = NV_ENGINE(DISP, 0x90), |
| 1237 | .base.base.ofuncs = &(struct nouveau_ofuncs) { |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 1238 | .ctor = nvd0_disp_ctor, |
| 1239 | .dtor = _nouveau_disp_dtor, |
| 1240 | .init = _nouveau_disp_init, |
| 1241 | .fini = _nouveau_disp_fini, |
| 1242 | }, |
Ben Skeggs | 79ca277 | 2014-08-10 04:10:20 +1000 | [diff] [blame] | 1243 | .base.vblank = &nvd0_disp_vblank_func, |
Ben Skeggs | b8407c9 | 2014-05-17 11:19:54 +1000 | [diff] [blame] | 1244 | .base.outp = nvd0_disp_outp_sclass, |
Ben Skeggs | d67d92c | 2014-02-20 15:14:10 +1000 | [diff] [blame] | 1245 | .mthd.core = &nvd0_disp_mast_mthd_chan, |
| 1246 | .mthd.base = &nvd0_disp_sync_mthd_chan, |
| 1247 | .mthd.ovly = &nvd0_disp_ovly_mthd_chan, |
| 1248 | .mthd.prev = -0x020000, |
Ben Skeggs | a8f8b48 | 2014-02-20 21:33:34 +1000 | [diff] [blame] | 1249 | }.base.base; |