blob: 975207c08b3e9eedcbf18312b458d5aedf06687d [file] [log] [blame]
H. Peter Anvin1965aae2008-10-22 22:26:29 -07001#ifndef _ASM_X86_IO_H
2#define _ASM_X86_IO_H
venkatesh.pallipadi@intel.come045fb22008-03-18 17:00:15 -07003
venkatesh.pallipadi@intel.comb310f381d2008-03-18 17:00:24 -07004#define ARCH_HAS_IOREMAP_WC
5
Linus Torvaldsc1f64a52008-05-27 09:47:13 -07006#include <linux/compiler.h>
Hitoshi Mitake2c5643b2008-11-30 17:16:04 +09007#include <asm-generic/int-ll64.h>
Linus Torvaldsc1f64a52008-05-27 09:47:13 -07008
9#define build_mmio_read(name, size, type, reg, barrier) \
10static inline type name(const volatile void __iomem *addr) \
Mikael Pettersson1c5b0eb2008-08-13 21:07:07 +020011{ type ret; asm volatile("mov" size " %1,%0":reg (ret) \
Linus Torvaldsc1f64a52008-05-27 09:47:13 -070012:"m" (*(volatile type __force *)addr) barrier); return ret; }
13
14#define build_mmio_write(name, size, type, reg, barrier) \
15static inline void name(type val, volatile void __iomem *addr) \
16{ asm volatile("mov" size " %0,%1": :reg (val), \
17"m" (*(volatile type __force *)addr) barrier); }
18
Mikael Pettersson1c5b0eb2008-08-13 21:07:07 +020019build_mmio_read(readb, "b", unsigned char, "=q", :"memory")
20build_mmio_read(readw, "w", unsigned short, "=r", :"memory")
21build_mmio_read(readl, "l", unsigned int, "=r", :"memory")
Linus Torvaldsc1f64a52008-05-27 09:47:13 -070022
Mikael Pettersson1c5b0eb2008-08-13 21:07:07 +020023build_mmio_read(__readb, "b", unsigned char, "=q", )
24build_mmio_read(__readw, "w", unsigned short, "=r", )
25build_mmio_read(__readl, "l", unsigned int, "=r", )
Linus Torvaldsc1f64a52008-05-27 09:47:13 -070026
27build_mmio_write(writeb, "b", unsigned char, "q", :"memory")
28build_mmio_write(writew, "w", unsigned short, "r", :"memory")
29build_mmio_write(writel, "l", unsigned int, "r", :"memory")
30
31build_mmio_write(__writeb, "b", unsigned char, "q", )
32build_mmio_write(__writew, "w", unsigned short, "r", )
33build_mmio_write(__writel, "l", unsigned int, "r", )
34
35#define readb_relaxed(a) __readb(a)
36#define readw_relaxed(a) __readw(a)
37#define readl_relaxed(a) __readl(a)
38#define __raw_readb __readb
39#define __raw_readw __readw
40#define __raw_readl __readl
41
42#define __raw_writeb __writeb
43#define __raw_writew __writew
44#define __raw_writel __writel
45
46#define mmiowb() barrier()
47
48#ifdef CONFIG_X86_64
Ingo Molnar93093d02008-11-30 10:20:20 +010049
Mikael Pettersson1c5b0eb2008-08-13 21:07:07 +020050build_mmio_read(readq, "q", unsigned long, "=r", :"memory")
Linus Torvaldsc1f64a52008-05-27 09:47:13 -070051build_mmio_write(writeq, "q", unsigned long, "r", :"memory")
Linus Torvaldsc1f64a52008-05-27 09:47:13 -070052
Ingo Molnar93093d02008-11-30 10:20:20 +010053#else
Hitoshi Mitake2c5643b2008-11-30 17:16:04 +090054
55static inline __u64 readq(const volatile void __iomem *addr)
56{
57 const volatile u32 __iomem *p = addr;
Ingo Molnara0b11312008-11-30 09:33:55 +010058 u32 low, high;
Hitoshi Mitake2c5643b2008-11-30 17:16:04 +090059
Ingo Molnara0b11312008-11-30 09:33:55 +010060 low = readl(p);
61 high = readl(p + 1);
Hitoshi Mitake2c5643b2008-11-30 17:16:04 +090062
Ingo Molnara0b11312008-11-30 09:33:55 +010063 return low + ((u64)high << 32);
Hitoshi Mitake2c5643b2008-11-30 17:16:04 +090064}
65
66static inline void writeq(__u64 val, volatile void __iomem *addr)
67{
68 writel(val, addr);
69 writel(val >> 32, addr+4);
70}
71
Ingo Molnara0b11312008-11-30 09:33:55 +010072#endif
73
Ingo Molnar93093d02008-11-30 10:20:20 +010074#define readq_relaxed(a) readq(a)
75
76#define __raw_readq(a) readq(a)
77#define __raw_writeq(val, addr) writeq(val, addr)
78
Ingo Molnara0b11312008-11-30 09:33:55 +010079/* Let people know that we have them */
Ingo Molnar93093d02008-11-30 10:20:20 +010080#define readq readq
81#define writeq writeq
Hitoshi Mitake2c5643b2008-11-30 17:16:04 +090082
Thomas Gleixner96a388d2007-10-11 11:20:03 +020083#ifdef CONFIG_X86_32
84# include "io_32.h"
85#else
86# include "io_64.h"
87#endif
venkatesh.pallipadi@intel.come045fb22008-03-18 17:00:15 -070088
89extern void *xlate_dev_mem_ptr(unsigned long phys);
90extern void unxlate_dev_mem_ptr(unsigned long phys, void *addr);
91
venkatesh.pallipadi@intel.com3a96ce82008-03-18 17:00:16 -070092extern int ioremap_change_attr(unsigned long vaddr, unsigned long size,
93 unsigned long prot_val);
Joe Perches1774a5b2008-03-23 01:02:25 -070094extern void __iomem *ioremap_wc(unsigned long offset, unsigned long size);
venkatesh.pallipadi@intel.com3a96ce82008-03-18 17:00:16 -070095
Jeremy Fitzhardinge4583ed52008-06-25 00:19:03 -040096/*
97 * early_ioremap() and early_iounmap() are for temporary early boot-time
98 * mappings, before the real ioremap() is functional.
99 * A boot-time mapping is currently limited to at most 16 pages.
100 */
101extern void early_ioremap_init(void);
102extern void early_ioremap_clear(void);
103extern void early_ioremap_reset(void);
Harvey Harrison1d6cf1f2008-10-28 22:46:04 -0700104extern void __iomem *early_ioremap(unsigned long offset, unsigned long size);
105extern void __iomem *early_memremap(unsigned long offset, unsigned long size);
106extern void early_iounmap(void __iomem *addr, unsigned long size);
Jeremy Fitzhardinge4583ed52008-06-25 00:19:03 -0400107extern void __iomem *fix_ioremap(unsigned idx, unsigned long phys);
108
Jeremy Fitzhardingea4487202009-01-28 15:42:23 -0800109#define IO_SPACE_LIMIT 0xffff
Jeremy Fitzhardinge4583ed52008-06-25 00:19:03 -0400110
H. Peter Anvin1965aae2008-10-22 22:26:29 -0700111#endif /* _ASM_X86_IO_H */