blob: d6e15f71fc09541514b3b803ba2488973b7f6ad6 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/arch/arm/mach-pxa/generic.c
3 *
4 * Author: Nicolas Pitre
5 * Created: Jun 15, 2001
6 * Copyright: MontaVista Software Inc.
7 *
8 * Code common to all PXA machines.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 *
14 * Since this file should be linked before any other machine specific file,
15 * the __initcall() here will be executed first. This serves as default
16 * initialization stuff for PXA machines which can be overridden later if
17 * need be.
18 */
19#include <linux/module.h>
20#include <linux/kernel.h>
21#include <linux/init.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070022
Russell Kinga09e64f2008-08-05 16:14:15 +010023#include <mach/hardware.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070024#include <asm/system.h>
25#include <asm/pgtable.h>
26#include <asm/mach/map.h>
Eric Miao67697172008-12-18 11:10:32 +080027#include <asm/mach-types.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070028
Russell Kingafd2fc02008-08-07 11:05:25 +010029#include <mach/reset.h>
Eric Miaoda065a02009-01-06 18:29:01 +080030#include <mach/gpio.h>
Marek Vasutad68bb92010-11-03 16:29:35 +010031#include <mach/smemc.h>
Haojian Zhuanga4553352010-11-24 11:54:19 +080032#include <mach/pxa3xx-regs.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070033
34#include "generic.h"
35
Eric Miao04fef222008-07-29 14:26:00 +080036void clear_reset_status(unsigned int mask)
37{
38 if (cpu_is_pxa2xx())
39 pxa2xx_clear_reset_status(mask);
Haojian Zhuanga4553352010-11-24 11:54:19 +080040 else {
41 /* RESET_STATUS_* has a 1:1 mapping with ARSR */
42 ARSR = mask;
43 }
Eric Miao04fef222008-07-29 14:26:00 +080044}
45
Eric Miao67697172008-12-18 11:10:32 +080046unsigned long get_clock_tick_rate(void)
47{
48 unsigned long clock_tick_rate;
49
50 if (cpu_is_pxa25x())
51 clock_tick_rate = 3686400;
52 else if (machine_is_mainstone())
53 clock_tick_rate = 3249600;
54 else
55 clock_tick_rate = 3250000;
56
57 return clock_tick_rate;
58}
59EXPORT_SYMBOL(get_clock_tick_rate);
60
Linus Torvalds1da177e2005-04-16 15:20:36 -070061/*
Russell King15a40332007-08-20 10:07:44 +010062 * Get the clock frequency as reflected by CCCR and the turbo flag.
63 * We assume these values have been applied via a fcs.
64 * If info is not 0 we also display the current settings.
65 */
66unsigned int get_clk_frequency_khz(int info)
67{
Eric Miao0ffcbfd2008-09-11 10:27:30 +080068 if (cpu_is_pxa25x())
Russell King15a40332007-08-20 10:07:44 +010069 return pxa25x_get_clk_frequency_khz(info);
eric miao2c8086a2007-09-11 19:13:17 -070070 else if (cpu_is_pxa27x())
Russell King15a40332007-08-20 10:07:44 +010071 return pxa27x_get_clk_frequency_khz(info);
Haojian Zhuangecf89b82010-09-19 20:09:10 -040072 return 0;
Russell King15a40332007-08-20 10:07:44 +010073}
74EXPORT_SYMBOL(get_clk_frequency_khz);
75
76/*
Linus Torvalds1da177e2005-04-16 15:20:36 -070077 * Intel PXA2xx internal register mapping.
78 *
Marek Vasut851982c2010-10-11 02:20:19 +020079 * Note: virtual 0xfffe0000-0xffffffff is reserved for the vector table
80 * and cache flush area.
Linus Torvalds1da177e2005-04-16 15:20:36 -070081 */
Marek Vasut851982c2010-10-11 02:20:19 +020082static struct map_desc common_io_desc[] __initdata = {
Deepak Saxena6f9182e2005-10-28 15:19:01 +010083 { /* Devs */
84 .virtual = 0xf2000000,
85 .pfn = __phys_to_pfn(0x40000000),
86 .length = 0x02000000,
87 .type = MT_DEVICE
Deepak Saxena6f9182e2005-10-28 15:19:01 +010088 }, { /* UNCACHED_PHYS_0 */
89 .virtual = 0xff000000,
90 .pfn = __phys_to_pfn(0x00000000),
91 .length = 0x00100000,
92 .type = MT_DEVICE
93 }
Linus Torvalds1da177e2005-04-16 15:20:36 -070094};
95
96void __init pxa_map_io(void)
97{
Marek Vasut851982c2010-10-11 02:20:19 +020098 iotable_init(ARRAY_AND_SIZE(common_io_desc));
Linus Torvalds1da177e2005-04-16 15:20:36 -070099}