blob: 2cad5c67397e661766aaf10c0e77aacc7a8bac5b [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * include/linux/fsl_devices.h
3 *
4 * Definitions for any platform device related flags or structures for
5 * Freescale processor devices
6 *
Kumar Gala4c8d3d92005-11-13 16:06:30 -08007 * Maintainer: Kumar Gala <galak@kernel.crashing.org>
Linus Torvalds1da177e2005-04-16 15:20:36 -07008 *
9 * Copyright 2004 Freescale Semiconductor, Inc
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the
13 * Free Software Foundation; either version 2 of the License, or (at your
14 * option) any later version.
15 */
16
17#ifdef __KERNEL__
18#ifndef _FSL_DEVICE_H_
19#define _FSL_DEVICE_H_
20
21#include <linux/types.h>
Kumar Galad10f7342006-12-10 23:26:16 -060022#include <linux/phy.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070023
24/*
25 * Some conventions on how we handle peripherals on Freescale chips
26 *
27 * unique device: a platform_device entry in fsl_plat_devs[] plus
28 * associated device information in its platform_data structure.
29 *
30 * A chip is described by a set of unique devices.
31 *
32 * Each sub-arch has its own master list of unique devices and
33 * enumerates them by enum fsl_devices in a sub-arch specific header
34 *
35 * The platform data structure is broken into two parts. The
36 * first is device specific information that help identify any
37 * unique features of a peripheral. The second is any
38 * information that may be defined by the board or how the device
39 * is connected externally of the chip.
40 *
41 * naming conventions:
42 * - platform data structures: <driver>_platform_data
43 * - platform data device flags: FSL_<driver>_DEV_<FLAG>
44 * - platform data board flags: FSL_<driver>_BRD_<FLAG>
45 *
46 */
47
48struct gianfar_platform_data {
49 /* device specific information */
Li Yang98658532006-10-03 23:10:46 -050050 u32 device_flags;
Linus Torvalds1da177e2005-04-16 15:20:36 -070051 /* board specific information */
Li Yang98658532006-10-03 23:10:46 -050052 u32 board_flags;
Andy Fleming9d9326d2008-04-09 19:38:13 -050053 char bus_id[MII_BUS_ID_SIZE];
Li Yang98658532006-10-03 23:10:46 -050054 u32 phy_id;
55 u8 mac_addr[6];
Andy Fleming7132ab72007-07-11 11:43:07 -050056 phy_interface_t interface;
Linus Torvalds1da177e2005-04-16 15:20:36 -070057};
58
Andy Flemingb37665e2005-10-28 17:46:27 -070059struct gianfar_mdio_data {
Andy Flemingb37665e2005-10-28 17:46:27 -070060 /* board specific information */
Li Yang98658532006-10-03 23:10:46 -050061 int irq[32];
Andy Flemingb37665e2005-10-28 17:46:27 -070062};
63
Linus Torvalds1da177e2005-04-16 15:20:36 -070064/* Flags related to gianfar device features */
65#define FSL_GIANFAR_DEV_HAS_GIGABIT 0x00000001
66#define FSL_GIANFAR_DEV_HAS_COALESCE 0x00000002
67#define FSL_GIANFAR_DEV_HAS_RMON 0x00000004
68#define FSL_GIANFAR_DEV_HAS_MULTI_INTR 0x00000008
Kumar Gala5b37b702005-06-21 17:15:18 -070069#define FSL_GIANFAR_DEV_HAS_CSUM 0x00000010
70#define FSL_GIANFAR_DEV_HAS_VLAN 0x00000020
71#define FSL_GIANFAR_DEV_HAS_EXTENDED_HASH 0x00000040
72#define FSL_GIANFAR_DEV_HAS_PADDING 0x00000080
Linus Torvalds1da177e2005-04-16 15:20:36 -070073
74/* Flags in gianfar_platform_data */
Kumar Gala5b37b702005-06-21 17:15:18 -070075#define FSL_GIANFAR_BRD_HAS_PHY_INTR 0x00000001 /* set or use a timer */
76#define FSL_GIANFAR_BRD_IS_REDUCED 0x00000002 /* Set if RGMII, RMII */
Linus Torvalds1da177e2005-04-16 15:20:36 -070077
78struct fsl_i2c_platform_data {
79 /* device specific information */
Li Yang98658532006-10-03 23:10:46 -050080 u32 device_flags;
Linus Torvalds1da177e2005-04-16 15:20:36 -070081};
82
83/* Flags related to I2C device features */
84#define FSL_I2C_DEV_SEPARATE_DFSRR 0x00000001
85#define FSL_I2C_DEV_CLOCK_5200 0x00000002
86
Randy Vinson80cb9ae2006-01-20 13:53:38 -080087enum fsl_usb2_operating_modes {
88 FSL_USB2_MPH_HOST,
89 FSL_USB2_DR_HOST,
90 FSL_USB2_DR_DEVICE,
91 FSL_USB2_DR_OTG,
92};
93
94enum fsl_usb2_phy_modes {
95 FSL_USB2_PHY_NONE,
96 FSL_USB2_PHY_ULPI,
97 FSL_USB2_PHY_UTMI,
98 FSL_USB2_PHY_UTMI_WIDE,
99 FSL_USB2_PHY_SERIAL,
100};
101
102struct fsl_usb2_platform_data {
103 /* board specific information */
Li Yang98658532006-10-03 23:10:46 -0500104 enum fsl_usb2_operating_modes operating_mode;
105 enum fsl_usb2_phy_modes phy_mode;
106 unsigned int port_enables;
Randy Vinson80cb9ae2006-01-20 13:53:38 -0800107};
108
109/* Flags in fsl_usb2_mph_platform_data */
110#define FSL_USB2_PORT0_ENABLED 0x00000001
111#define FSL_USB2_PORT1_ENABLED 0x00000002
112
Kumar Galaccf06992006-05-20 15:00:15 -0700113struct fsl_spi_platform_data {
114 u32 initial_spmode; /* initial SPMODE value */
115 u16 bus_num;
Joakim Tjernlundf29ba282007-07-17 04:04:12 -0700116 bool qe_mode;
Kumar Galaccf06992006-05-20 15:00:15 -0700117 /* board specific information */
118 u16 max_chipselect;
119 void (*activate_cs)(u8 cs, u8 polarity);
120 void (*deactivate_cs)(u8 cs, u8 polarity);
121 u32 sysclk;
122};
123
Vitaly Bordug80128ff2007-07-09 11:37:35 -0700124struct mpc8xx_pcmcia_ops {
125 void(*hw_ctrl)(int slot, int enable);
126 int(*voltage_set)(int slot, int vcc, int vpp);
127};
128
Li Yang98658532006-10-03 23:10:46 -0500129#endif /* _FSL_DEVICE_H_ */
130#endif /* __KERNEL__ */