blob: aed66d5df7f1546ac48cf93ee9c4f2aeb91d5b76 [file] [log] [blame]
Hyok S. Choif8c07de2006-03-27 15:14:19 +01001#
2# Kconfig for uClinux(non-paged MM) depend configurations
3# Hyok S. Choi <hyok.choi@samsung.com>
4#
5
6config SET_MEM_PARAM
7 bool "Set flash/sdram size and base addr"
8 help
9 Say Y to manually set the base addresses and sizes.
10 otherwise, the default values are assigned.
11
12config DRAM_BASE
13 hex '(S)DRAM Base Address' if SET_MEM_PARAM
14 default 0x00800000
15
16config DRAM_SIZE
17 hex '(S)DRAM SIZE' if SET_MEM_PARAM
18 default 0x00800000
19
20config FLASH_MEM_BASE
21 hex 'FLASH Base Address' if SET_MEM_PARAM
22 default 0x00400000
23
24config FLASH_SIZE
25 hex 'FLASH Size' if SET_MEM_PARAM
26 default 0x00400000
27
Hyok S. Choif12d0d72006-09-26 17:36:37 +090028config PROCESSOR_ID
Greg Ungerer7a8be082007-07-30 02:26:08 +010029 hex 'Hard wire the processor ID'
Hyok S. Choif12d0d72006-09-26 17:36:37 +090030 default 0x00007700
Uwe Kleine-König4477ca42013-03-21 21:02:37 +010031 depends on !(CPU_CP15 || CPU_V7M)
Hyok S. Choif12d0d72006-09-26 17:36:37 +090032 help
33 If processor has no CP15 register, this processor ID is
34 used instead of the auto-probing which utilizes the register.
35
Hyok S. Choic760fc12006-03-27 15:18:50 +010036config REMAP_VECTORS_TO_RAM
Lucas De Marchi25985ed2011-03-30 22:57:33 -030037 bool 'Install vectors to the beginning of RAM' if DRAM_BASE
Hyok S. Choic760fc12006-03-27 15:18:50 +010038 depends on DRAM_BASE
39 help
40 The kernel needs to change the hardware exception vectors.
41 In nommu mode, the hardware exception vectors are normally
42 placed at address 0x00000000. However, this region may be
43 occupied by read-only memory depending on H/W design.
44
45 If the region contains read-write memory, say 'n' here.
46
47 If your CPU provides a remap facility which allows the exception
48 vectors to be mapped to writable memory, say 'n' here.
49
50 Otherwise, say 'y' here. In this case, the kernel will require
51 external support to redirect the hardware exception vectors to
52 the writable versions located at DRAM_BASE.
Jonathan Austin801bb212013-02-22 18:56:04 +000053
54config ARM_MPU
55 bool 'Use the ARM v7 PMSA Compliant MPU'
Jonathan Austinde829772013-05-24 20:47:57 +010056 depends on CPU_V7
Jonathan Austin801bb212013-02-22 18:56:04 +000057 default y
58 help
59 Some ARM systems without an MMU have instead a Memory Protection
60 Unit (MPU) that defines the type and permissions for regions of
61 memory.
62
63 If your CPU has an MPU then you should choose 'y' here unless you
64 know that you do not want to use the MPU.