blob: 51bf8ada6dc0166b103c4d11067d92fbb2496d78 [file] [log] [blame]
Lennert Buytenhekc4a6a2a2007-10-19 04:09:53 +02001/*
2 * MV-643XX ethernet platform device data definition file.
3 */
Lennert Buytenhekfa3959f2008-04-24 01:27:02 +02004
Lennert Buytenhekc4a6a2a2007-10-19 04:09:53 +02005#ifndef __LINUX_MV643XX_ETH_H
6#define __LINUX_MV643XX_ETH_H
7
Lennert Buytenhekf2ce8252008-04-24 01:27:17 +02008#include <linux/mbus.h>
9
Lennert Buytenhek240e44192008-04-24 01:27:44 +020010#define MV643XX_ETH_SHARED_NAME "mv643xx_eth"
11#define MV643XX_ETH_NAME "mv643xx_eth_port"
Lennert Buytenhekc4a6a2a2007-10-19 04:09:53 +020012#define MV643XX_ETH_SHARED_REGS 0x2000
13#define MV643XX_ETH_SHARED_REGS_SIZE 0x2000
Dale Farnsworth3077d782007-10-29 15:39:01 -070014#define MV643XX_ETH_BAR_4 0x2220
15#define MV643XX_ETH_SIZE_REG_4 0x2224
16#define MV643XX_ETH_BASE_ADDR_ENABLE_REG 0x2290
Lennert Buytenhekc4a6a2a2007-10-19 04:09:53 +020017
Lennert Buytenhekf2ce8252008-04-24 01:27:17 +020018struct mv643xx_eth_shared_platform_data {
19 struct mbus_dram_target_info *dram;
Lennert Buytenhekfc0eb9f2008-08-26 12:56:56 +020020 struct platform_device *shared_smi;
Saeed Bishara9b2c2ff2010-06-27 00:26:43 +000021 /*
22 * Max packet size for Tx IP/Layer 4 checksum, when set to 0, default
23 * limit of 9KiB will be used.
24 */
25 int tx_csum_limit;
Lennert Buytenhekf2ce8252008-04-24 01:27:17 +020026};
27
Lennert Buytenhekac8406052008-08-26 14:06:47 +020028#define MV643XX_ETH_PHY_ADDR_DEFAULT 0
29#define MV643XX_ETH_PHY_ADDR(x) (0x80 | (x))
30#define MV643XX_ETH_PHY_NONE 0xff
31
Lennert Buytenhekc4a6a2a2007-10-19 04:09:53 +020032struct mv643xx_eth_platform_data {
Lennert Buytenhekfc32b0e2008-06-02 00:28:40 +020033 /*
34 * Pointer back to our parent instance, and our port number.
35 */
Lennert Buytenhekfa3959f2008-04-24 01:27:02 +020036 struct platform_device *shared;
Lennert Buytenhekfc32b0e2008-06-02 00:28:40 +020037 int port_number;
Lennert Buytenhekfa3959f2008-04-24 01:27:02 +020038
Lennert Buytenhekfc32b0e2008-06-02 00:28:40 +020039 /*
40 * Whether a PHY is present, and if yes, at which address.
41 */
Lennert Buytenhekfc32b0e2008-06-02 00:28:40 +020042 int phy_addr;
Lennert Buytenhekce4e2e42008-04-24 01:29:59 +020043
Lennert Buytenhekfc32b0e2008-06-02 00:28:40 +020044 /*
45 * Use this MAC address if it is valid, overriding the
46 * address that is already in the hardware.
47 */
48 u8 mac_addr[6];
Lennert Buytenhekc4a6a2a2007-10-19 04:09:53 +020049
Lennert Buytenhekfc32b0e2008-06-02 00:28:40 +020050 /*
51 * If speed is 0, autonegotiation is enabled.
52 * Valid values for speed: 0, SPEED_10, SPEED_100, SPEED_1000.
53 * Valid values for duplex: DUPLEX_HALF, DUPLEX_FULL.
54 */
55 int speed;
56 int duplex;
Lennert Buytenhekc4a6a2a2007-10-19 04:09:53 +020057
Lennert Buytenhekfc32b0e2008-06-02 00:28:40 +020058 /*
Lennert Buytenhekf7981c12008-08-26 10:23:22 +020059 * How many RX/TX queues to use.
Lennert Buytenhek64da80a2008-06-02 01:01:26 +020060 */
Lennert Buytenhekf7981c12008-08-26 10:23:22 +020061 int rx_queue_count;
62 int tx_queue_count;
Lennert Buytenhek64da80a2008-06-02 01:01:26 +020063
64 /*
Lennert Buytenhekfc32b0e2008-06-02 00:28:40 +020065 * Override default RX/TX queue sizes if nonzero.
66 */
67 int rx_queue_size;
68 int tx_queue_size;
69
70 /*
71 * Use on-chip SRAM for RX/TX descriptors if size is nonzero
72 * and sufficient to contain all descriptors for the requested
73 * ring sizes.
74 */
75 unsigned long rx_sram_addr;
76 int rx_sram_size;
77 unsigned long tx_sram_addr;
78 int tx_sram_size;
Lennert Buytenhekc4a6a2a2007-10-19 04:09:53 +020079};
80
Lennert Buytenhekfc32b0e2008-06-02 00:28:40 +020081
82#endif