blob: c6a7d74fddfec24f719ade3fdd1a1ce649742cec [file] [log] [blame]
Thomas Petazzoni9ae6f742012-06-13 19:01:28 +02001/*
2 * Generic definitions for Marvell Armada_370_XP SoCs
3 *
4 * Copyright (C) 2012 Marvell
5 *
6 * Lior Amsalem <alior@marvell.com>
7 * Gregory CLEMENT <gregory.clement@free-electrons.com>
8 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
9 *
10 * This file is licensed under the terms of the GNU General Public
11 * License version 2. This program is licensed "as is" without any
12 * warranty of any kind, whether express or implied.
13 */
14
15#ifndef __MACH_ARMADA_370_XP_H
16#define __MACH_ARMADA_370_XP_H
17
18#define ARMADA_370_XP_REGS_PHYS_BASE 0xd0000000
Thomas Petazzoni9758e702012-09-11 14:27:22 +020019#define ARMADA_370_XP_REGS_VIRT_BASE IOMEM(0xfeb00000)
Thomas Petazzoni9ae6f742012-06-13 19:01:28 +020020#define ARMADA_370_XP_REGS_SIZE SZ_1M
21
Gregory CLEMENT344e8732012-08-02 11:19:12 +030022#ifdef CONFIG_SMP
23#include <linux/cpumask.h>
24
25void armada_mpic_send_doorbell(const struct cpumask *mask, unsigned int irq);
26void armada_xp_mpic_smp_cpu_init(void);
27#endif
28
Thomas Petazzoni9ae6f742012-06-13 19:01:28 +020029#endif /* __MACH_ARMADA_370_XP_H */