blob: 9d1b6b7c394cfb5eb5ef2968065f97b5f2b875a7 [file] [log] [blame]
Krzysztof Halasa82a96f52008-01-01 21:55:23 +01001/*
2 * Intel IXP4xx Queue Manager driver for Linux
3 *
4 * Copyright (C) 2007 Krzysztof Halasa <khc@pm.waw.pl>
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of version 2 of the GNU General Public License
8 * as published by the Free Software Foundation.
9 */
10
11#include <linux/ioport.h>
12#include <linux/interrupt.h>
13#include <linux/kernel.h>
14#include <linux/module.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010015#include <mach/qmgr.h>
Krzysztof Halasa82a96f52008-01-01 21:55:23 +010016
Arnd Bergmann0d2c9f052012-09-28 23:36:10 +020017static struct qmgr_regs __iomem *qmgr_regs = IXP4XX_QMGR_BASE_VIRT;
Krzysztof Halasa82a96f52008-01-01 21:55:23 +010018static struct resource *mem_res;
19static spinlock_t qmgr_lock;
20static u32 used_sram_bitmap[4]; /* 128 16-dword pages */
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +010021static void (*irq_handlers[QUEUES])(void *pdev);
22static void *irq_pdevs[QUEUES];
Krzysztof Halasa82a96f52008-01-01 21:55:23 +010023
Krzysztof Hałasae6da96a2008-12-22 00:26:38 +010024#if DEBUG_QMGR
25char qmgr_queue_descs[QUEUES][32];
26#endif
27
Krzysztof Halasa82a96f52008-01-01 21:55:23 +010028void qmgr_set_irq(unsigned int queue, int src,
29 void (*handler)(void *pdev), void *pdev)
30{
Krzysztof Halasa82a96f52008-01-01 21:55:23 +010031 unsigned long flags;
32
Krzysztof Halasa82a96f52008-01-01 21:55:23 +010033 spin_lock_irqsave(&qmgr_lock, flags);
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +010034 if (queue < HALF_QUEUES) {
Arnd Bergmann0d2c9f052012-09-28 23:36:10 +020035 u32 __iomem *reg;
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +010036 int bit;
37 BUG_ON(src > QUEUE_IRQ_SRC_NOT_FULL);
38 reg = &qmgr_regs->irqsrc[queue >> 3]; /* 8 queues per u32 */
39 bit = (queue % 8) * 4; /* 3 bits + 1 reserved bit per queue */
40 __raw_writel((__raw_readl(reg) & ~(7 << bit)) | (src << bit),
41 reg);
42 } else
43 /* IRQ source for queues 32-63 is fixed */
44 BUG_ON(src != QUEUE_IRQ_SRC_NOT_NEARLY_EMPTY);
45
Krzysztof Halasa82a96f52008-01-01 21:55:23 +010046 irq_handlers[queue] = handler;
47 irq_pdevs[queue] = pdev;
48 spin_unlock_irqrestore(&qmgr_lock, flags);
49}
50
51
Krzysztof Hałasad4c9e9f2009-05-23 23:36:03 +020052static irqreturn_t qmgr_irq1_a0(int irq, void *pdev)
53{
54 int i, ret = 0;
Krzysztof Hałasa0771c692009-04-28 19:32:55 +020055 u32 en_bitmap, src, stat;
Krzysztof Hałasad4c9e9f2009-05-23 23:36:03 +020056
57 /* ACK - it may clear any bits so don't rely on it */
58 __raw_writel(0xFFFFFFFF, &qmgr_regs->irqstat[0]);
59
Krzysztof Hałasa0771c692009-04-28 19:32:55 +020060 en_bitmap = qmgr_regs->irqen[0];
61 while (en_bitmap) {
62 i = __fls(en_bitmap); /* number of the last "low" queue */
63 en_bitmap &= ~BIT(i);
Krzysztof Hałasad4c9e9f2009-05-23 23:36:03 +020064 src = qmgr_regs->irqsrc[i >> 3];
65 stat = qmgr_regs->stat1[i >> 3];
66 if (src & 4) /* the IRQ condition is inverted */
67 stat = ~stat;
68 if (stat & BIT(src & 3)) {
69 irq_handlers[i](irq_pdevs[i]);
70 ret = IRQ_HANDLED;
71 }
72 }
73 return ret;
74}
75
76
77static irqreturn_t qmgr_irq2_a0(int irq, void *pdev)
78{
79 int i, ret = 0;
80 u32 req_bitmap;
81
82 /* ACK - it may clear any bits so don't rely on it */
83 __raw_writel(0xFFFFFFFF, &qmgr_regs->irqstat[1]);
84
85 req_bitmap = qmgr_regs->irqen[1] & qmgr_regs->statne_h;
Krzysztof Hałasa0771c692009-04-28 19:32:55 +020086 while (req_bitmap) {
87 i = __fls(req_bitmap); /* number of the last "high" queue */
88 req_bitmap &= ~BIT(i);
Krzysztof Hałasad4c9e9f2009-05-23 23:36:03 +020089 irq_handlers[HALF_QUEUES + i](irq_pdevs[HALF_QUEUES + i]);
90 ret = IRQ_HANDLED;
91 }
92 return ret;
93}
94
95
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +010096static irqreturn_t qmgr_irq(int irq, void *pdev)
Krzysztof Halasa82a96f52008-01-01 21:55:23 +010097{
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +010098 int i, half = (irq == IRQ_IXP4XX_QM1 ? 0 : 1);
Krzysztof Hałasa0771c692009-04-28 19:32:55 +020099 u32 req_bitmap = __raw_readl(&qmgr_regs->irqstat[half]);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100100
Krzysztof Hałasa0771c692009-04-28 19:32:55 +0200101 if (!req_bitmap)
102 return 0;
103 __raw_writel(req_bitmap, &qmgr_regs->irqstat[half]); /* ACK */
104
105 while (req_bitmap) {
106 i = __fls(req_bitmap); /* number of the last queue */
107 req_bitmap &= ~BIT(i);
108 i += half * HALF_QUEUES;
109 irq_handlers[i](irq_pdevs[i]);
110 }
111 return IRQ_HANDLED;
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100112}
113
114
115void qmgr_enable_irq(unsigned int queue)
116{
117 unsigned long flags;
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100118 int half = queue / 32;
119 u32 mask = 1 << (queue & (HALF_QUEUES - 1));
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100120
121 spin_lock_irqsave(&qmgr_lock, flags);
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100122 __raw_writel(__raw_readl(&qmgr_regs->irqen[half]) | mask,
123 &qmgr_regs->irqen[half]);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100124 spin_unlock_irqrestore(&qmgr_lock, flags);
125}
126
127void qmgr_disable_irq(unsigned int queue)
128{
129 unsigned long flags;
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100130 int half = queue / 32;
131 u32 mask = 1 << (queue & (HALF_QUEUES - 1));
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100132
133 spin_lock_irqsave(&qmgr_lock, flags);
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100134 __raw_writel(__raw_readl(&qmgr_regs->irqen[half]) & ~mask,
135 &qmgr_regs->irqen[half]);
136 __raw_writel(mask, &qmgr_regs->irqstat[half]); /* clear */
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100137 spin_unlock_irqrestore(&qmgr_lock, flags);
138}
139
140static inline void shift_mask(u32 *mask)
141{
142 mask[3] = mask[3] << 1 | mask[2] >> 31;
143 mask[2] = mask[2] << 1 | mask[1] >> 31;
144 mask[1] = mask[1] << 1 | mask[0] >> 31;
145 mask[0] <<= 1;
146}
147
Krzysztof Hałasae6da96a2008-12-22 00:26:38 +0100148#if DEBUG_QMGR
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100149int qmgr_request_queue(unsigned int queue, unsigned int len /* dwords */,
150 unsigned int nearly_empty_watermark,
Krzysztof Hałasae6da96a2008-12-22 00:26:38 +0100151 unsigned int nearly_full_watermark,
152 const char *desc_format, const char* name)
153#else
154int __qmgr_request_queue(unsigned int queue, unsigned int len /* dwords */,
155 unsigned int nearly_empty_watermark,
156 unsigned int nearly_full_watermark)
157#endif
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100158{
159 u32 cfg, addr = 0, mask[4]; /* in 16-dwords */
160 int err;
161
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100162 BUG_ON(queue >= QUEUES);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100163
164 if ((nearly_empty_watermark | nearly_full_watermark) & ~7)
165 return -EINVAL;
166
167 switch (len) {
168 case 16:
169 cfg = 0 << 24;
170 mask[0] = 0x1;
171 break;
172 case 32:
173 cfg = 1 << 24;
174 mask[0] = 0x3;
175 break;
176 case 64:
177 cfg = 2 << 24;
178 mask[0] = 0xF;
179 break;
180 case 128:
181 cfg = 3 << 24;
182 mask[0] = 0xFF;
183 break;
184 default:
185 return -EINVAL;
186 }
187
188 cfg |= nearly_empty_watermark << 26;
189 cfg |= nearly_full_watermark << 29;
190 len /= 16; /* in 16-dwords: 1, 2, 4 or 8 */
191 mask[1] = mask[2] = mask[3] = 0;
192
193 if (!try_module_get(THIS_MODULE))
194 return -ENODEV;
195
196 spin_lock_irq(&qmgr_lock);
197 if (__raw_readl(&qmgr_regs->sram[queue])) {
198 err = -EBUSY;
199 goto err;
200 }
201
202 while (1) {
203 if (!(used_sram_bitmap[0] & mask[0]) &&
204 !(used_sram_bitmap[1] & mask[1]) &&
205 !(used_sram_bitmap[2] & mask[2]) &&
206 !(used_sram_bitmap[3] & mask[3]))
207 break; /* found free space */
208
209 addr++;
210 shift_mask(mask);
211 if (addr + len > ARRAY_SIZE(qmgr_regs->sram)) {
212 printk(KERN_ERR "qmgr: no free SRAM space for"
213 " queue %i\n", queue);
214 err = -ENOMEM;
215 goto err;
216 }
217 }
218
219 used_sram_bitmap[0] |= mask[0];
220 used_sram_bitmap[1] |= mask[1];
221 used_sram_bitmap[2] |= mask[2];
222 used_sram_bitmap[3] |= mask[3];
223 __raw_writel(cfg | (addr << 14), &qmgr_regs->sram[queue]);
Krzysztof Hałasae6da96a2008-12-22 00:26:38 +0100224#if DEBUG_QMGR
225 snprintf(qmgr_queue_descs[queue], sizeof(qmgr_queue_descs[0]),
226 desc_format, name);
227 printk(KERN_DEBUG "qmgr: requested queue %s(%i) addr = 0x%02X\n",
228 qmgr_queue_descs[queue], queue, addr);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100229#endif
Krzysztof Hałasae6da96a2008-12-22 00:26:38 +0100230 spin_unlock_irq(&qmgr_lock);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100231 return 0;
232
233err:
234 spin_unlock_irq(&qmgr_lock);
235 module_put(THIS_MODULE);
236 return err;
237}
238
239void qmgr_release_queue(unsigned int queue)
240{
241 u32 cfg, addr, mask[4];
242
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100243 BUG_ON(queue >= QUEUES); /* not in valid range */
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100244
245 spin_lock_irq(&qmgr_lock);
246 cfg = __raw_readl(&qmgr_regs->sram[queue]);
247 addr = (cfg >> 14) & 0xFF;
248
249 BUG_ON(!addr); /* not requested */
250
251 switch ((cfg >> 24) & 3) {
252 case 0: mask[0] = 0x1; break;
253 case 1: mask[0] = 0x3; break;
254 case 2: mask[0] = 0xF; break;
255 case 3: mask[0] = 0xFF; break;
256 }
257
Krzysztof Halasadac2f832008-04-20 19:06:39 +0200258 mask[1] = mask[2] = mask[3] = 0;
259
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100260 while (addr--)
261 shift_mask(mask);
262
Krzysztof Hałasae6da96a2008-12-22 00:26:38 +0100263#if DEBUG_QMGR
264 printk(KERN_DEBUG "qmgr: releasing queue %s(%i)\n",
265 qmgr_queue_descs[queue], queue);
266 qmgr_queue_descs[queue][0] = '\x0';
267#endif
Krzysztof Hałasa3c3a3b42010-05-03 23:22:06 +0200268
269 while ((addr = qmgr_get_entry(queue)))
270 printk(KERN_ERR "qmgr: released queue %i not empty: 0x%08X\n",
271 queue, addr);
272
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100273 __raw_writel(0, &qmgr_regs->sram[queue]);
274
275 used_sram_bitmap[0] &= ~mask[0];
276 used_sram_bitmap[1] &= ~mask[1];
277 used_sram_bitmap[2] &= ~mask[2];
278 used_sram_bitmap[3] &= ~mask[3];
279 irq_handlers[queue] = NULL; /* catch IRQ bugs */
280 spin_unlock_irq(&qmgr_lock);
281
282 module_put(THIS_MODULE);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100283}
284
285static int qmgr_init(void)
286{
287 int i, err;
Krzysztof Hałasad4c9e9f2009-05-23 23:36:03 +0200288 irq_handler_t handler1, handler2;
289
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100290 mem_res = request_mem_region(IXP4XX_QMGR_BASE_PHYS,
291 IXP4XX_QMGR_REGION_SIZE,
292 "IXP4xx Queue Manager");
293 if (mem_res == NULL)
294 return -EBUSY;
295
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100296 /* reset qmgr registers */
297 for (i = 0; i < 4; i++) {
298 __raw_writel(0x33333333, &qmgr_regs->stat1[i]);
299 __raw_writel(0, &qmgr_regs->irqsrc[i]);
300 }
301 for (i = 0; i < 2; i++) {
302 __raw_writel(0, &qmgr_regs->stat2[i]);
303 __raw_writel(0xFFFFFFFF, &qmgr_regs->irqstat[i]); /* clear */
304 __raw_writel(0, &qmgr_regs->irqen[i]);
305 }
306
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100307 __raw_writel(0xFFFFFFFF, &qmgr_regs->statne_h);
308 __raw_writel(0, &qmgr_regs->statf_h);
309
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100310 for (i = 0; i < QUEUES; i++)
311 __raw_writel(0, &qmgr_regs->sram[i]);
312
Krzysztof Hałasad4c9e9f2009-05-23 23:36:03 +0200313 if (cpu_is_ixp42x_rev_a0()) {
314 handler1 = qmgr_irq1_a0;
315 handler2 = qmgr_irq2_a0;
316 } else
317 handler1 = handler2 = qmgr_irq;
318
319 err = request_irq(IRQ_IXP4XX_QM1, handler1, 0, "IXP4xx Queue Manager",
320 NULL);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100321 if (err) {
Krzysztof Hałasad4c9e9f2009-05-23 23:36:03 +0200322 printk(KERN_ERR "qmgr: failed to request IRQ%i (%i)\n",
323 IRQ_IXP4XX_QM1, err);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100324 goto error_irq;
325 }
326
Krzysztof Hałasad4c9e9f2009-05-23 23:36:03 +0200327 err = request_irq(IRQ_IXP4XX_QM2, handler2, 0, "IXP4xx Queue Manager",
328 NULL);
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100329 if (err) {
Krzysztof Hałasad4c9e9f2009-05-23 23:36:03 +0200330 printk(KERN_ERR "qmgr: failed to request IRQ%i (%i)\n",
331 IRQ_IXP4XX_QM2, err);
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100332 goto error_irq2;
333 }
334
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100335 used_sram_bitmap[0] = 0xF; /* 4 first pages reserved for config */
336 spin_lock_init(&qmgr_lock);
337
338 printk(KERN_INFO "IXP4xx Queue Manager initialized.\n");
339 return 0;
340
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100341error_irq2:
342 free_irq(IRQ_IXP4XX_QM1, NULL);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100343error_irq:
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100344 release_mem_region(IXP4XX_QMGR_BASE_PHYS, IXP4XX_QMGR_REGION_SIZE);
345 return err;
346}
347
348static void qmgr_remove(void)
349{
350 free_irq(IRQ_IXP4XX_QM1, NULL);
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100351 free_irq(IRQ_IXP4XX_QM2, NULL);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100352 synchronize_irq(IRQ_IXP4XX_QM1);
Krzysztof Hałasaa6a9fb82009-02-20 01:01:33 +0100353 synchronize_irq(IRQ_IXP4XX_QM2);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100354 release_mem_region(IXP4XX_QMGR_BASE_PHYS, IXP4XX_QMGR_REGION_SIZE);
355}
356
357module_init(qmgr_init);
358module_exit(qmgr_remove);
359
360MODULE_LICENSE("GPL v2");
361MODULE_AUTHOR("Krzysztof Halasa");
362
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100363EXPORT_SYMBOL(qmgr_set_irq);
364EXPORT_SYMBOL(qmgr_enable_irq);
365EXPORT_SYMBOL(qmgr_disable_irq);
Krzysztof Hałasae6da96a2008-12-22 00:26:38 +0100366#if DEBUG_QMGR
367EXPORT_SYMBOL(qmgr_queue_descs);
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100368EXPORT_SYMBOL(qmgr_request_queue);
Krzysztof Hałasae6da96a2008-12-22 00:26:38 +0100369#else
370EXPORT_SYMBOL(__qmgr_request_queue);
371#endif
Krzysztof Halasa82a96f52008-01-01 21:55:23 +0100372EXPORT_SYMBOL(qmgr_release_queue);