blob: c966ae90f4a0cda8796ddfeed9c0caef970e81a1 [file] [log] [blame]
Russell Kingf5fc0082010-01-14 20:07:35 +00001/*
2 * linux/arch/arm/plat-versatile/sched-clock.c
3 *
4 * Copyright (C) 1999 - 2003 ARM Limited
5 * Copyright (C) 2000 Deep Blue Solutions Ltd
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
20 */
Marc Zyngier2f0778af2011-12-15 12:19:23 +010021#include <linux/kernel.h>
Russell Kingf5fc0082010-01-14 20:07:35 +000022#include <linux/io.h>
Stephen Boyd38ff87f2013-06-01 23:39:40 -070023#include <linux/sched_clock.h>
Russell Kingf5fc0082010-01-14 20:07:35 +000024
Russell King1da0c892010-12-15 21:56:47 +000025#include <plat/sched_clock.h>
Russell Kingf5fc0082010-01-14 20:07:35 +000026
Russell King1da0c892010-12-15 21:56:47 +000027static void __iomem *ctr;
Russell Kingf5fc0082010-01-14 20:07:35 +000028
Stephen Boydd25f1d52013-11-15 15:26:25 -080029static u64 notrace versatile_read_sched_clock(void)
Russell Kingf5fc0082010-01-14 20:07:35 +000030{
Marc Zyngier2f0778af2011-12-15 12:19:23 +010031 if (ctr)
32 return readl(ctr);
Russell Kingf5fc0082010-01-14 20:07:35 +000033
Marc Zyngier2f0778af2011-12-15 12:19:23 +010034 return 0;
Russell King1da0c892010-12-15 21:56:47 +000035}
Russell Kingf5fc0082010-01-14 20:07:35 +000036
Russell King1da0c892010-12-15 21:56:47 +000037void __init versatile_sched_clock_init(void __iomem *reg, unsigned long rate)
38{
39 ctr = reg;
Stephen Boydd25f1d52013-11-15 15:26:25 -080040 sched_clock_register(versatile_read_sched_clock, 32, rate);
Russell Kingf5fc0082010-01-14 20:07:35 +000041}