blob: 1a167c48d84d499fd827675eb7819dd173f94fc8 [file] [log] [blame]
Robert P. J. Day96532ba2008-02-03 15:06:26 +02001#ifndef _LINUX_DMA_MAPPING_H
2#define _LINUX_DMA_MAPPING_H
Linus Torvalds1da177e2005-04-16 15:20:36 -07003
4#include <linux/device.h>
5#include <linux/err.h>
FUJITA Tomonorif0402a22009-01-05 23:59:01 +09006#include <linux/dma-attrs.h>
Alexey Dobriyanb7f080c2011-06-16 11:01:34 +00007#include <linux/dma-direction.h>
FUJITA Tomonorif0402a22009-01-05 23:59:01 +09008#include <linux/scatterlist.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -07009
FUJITA Tomonorif0402a22009-01-05 23:59:01 +090010struct dma_map_ops {
11 void* (*alloc_coherent)(struct device *dev, size_t size,
12 dma_addr_t *dma_handle, gfp_t gfp);
13 void (*free_coherent)(struct device *dev, size_t size,
14 void *vaddr, dma_addr_t dma_handle);
15 dma_addr_t (*map_page)(struct device *dev, struct page *page,
16 unsigned long offset, size_t size,
17 enum dma_data_direction dir,
18 struct dma_attrs *attrs);
19 void (*unmap_page)(struct device *dev, dma_addr_t dma_handle,
20 size_t size, enum dma_data_direction dir,
21 struct dma_attrs *attrs);
22 int (*map_sg)(struct device *dev, struct scatterlist *sg,
23 int nents, enum dma_data_direction dir,
24 struct dma_attrs *attrs);
25 void (*unmap_sg)(struct device *dev,
26 struct scatterlist *sg, int nents,
27 enum dma_data_direction dir,
28 struct dma_attrs *attrs);
29 void (*sync_single_for_cpu)(struct device *dev,
30 dma_addr_t dma_handle, size_t size,
31 enum dma_data_direction dir);
32 void (*sync_single_for_device)(struct device *dev,
33 dma_addr_t dma_handle, size_t size,
34 enum dma_data_direction dir);
FUJITA Tomonorif0402a22009-01-05 23:59:01 +090035 void (*sync_sg_for_cpu)(struct device *dev,
36 struct scatterlist *sg, int nents,
37 enum dma_data_direction dir);
38 void (*sync_sg_for_device)(struct device *dev,
39 struct scatterlist *sg, int nents,
40 enum dma_data_direction dir);
41 int (*mapping_error)(struct device *dev, dma_addr_t dma_addr);
42 int (*dma_supported)(struct device *dev, u64 mask);
FUJITA Tomonorif726f30e2009-08-04 19:08:24 +000043 int (*set_dma_mask)(struct device *dev, u64 mask);
FUJITA Tomonorif0402a22009-01-05 23:59:01 +090044 int is_phys;
45};
46
Andrew Morton8f286c32007-10-18 03:05:07 -070047#define DMA_BIT_MASK(n) (((n) == 64) ? ~0ULL : ((1ULL<<(n))-1))
Borislav Petkov34c65382007-10-18 03:05:06 -070048
Jiri Slabyd68412b2009-06-18 16:49:18 -070049typedef u64 DMA_nnBIT_MASK __deprecated;
50
Andrew Morton8f286c32007-10-18 03:05:07 -070051/*
52 * NOTE: do not use the below macros in new code and do not add new definitions
53 * here.
54 *
55 * Instead, just open-code DMA_BIT_MASK(n) within your driver
56 */
Jiri Slabyd68412b2009-06-18 16:49:18 -070057#define DMA_64BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(64)
58#define DMA_48BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(48)
59#define DMA_47BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(47)
60#define DMA_40BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(40)
61#define DMA_39BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(39)
62#define DMA_35BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(35)
63#define DMA_32BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(32)
64#define DMA_31BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(31)
65#define DMA_30BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(30)
66#define DMA_29BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(29)
67#define DMA_28BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(28)
68#define DMA_24BIT_MASK (DMA_nnBIT_MASK)DMA_BIT_MASK(24)
Linus Torvalds1da177e2005-04-16 15:20:36 -070069
James Bottomley32e8f702007-10-16 01:23:55 -070070#define DMA_MASK_NONE 0x0ULL
71
Rolf Eike Beerd6bd3a32006-09-29 01:59:48 -070072static inline int valid_dma_direction(int dma_direction)
73{
74 return ((dma_direction == DMA_BIDIRECTIONAL) ||
75 (dma_direction == DMA_TO_DEVICE) ||
76 (dma_direction == DMA_FROM_DEVICE));
77}
78
James Bottomley32e8f702007-10-16 01:23:55 -070079static inline int is_device_dma_capable(struct device *dev)
80{
81 return dev->dma_mask != NULL && *dev->dma_mask != DMA_MASK_NONE;
82}
83
Dan Williams1b0fac42007-07-15 23:40:26 -070084#ifdef CONFIG_HAS_DMA
Linus Torvalds1da177e2005-04-16 15:20:36 -070085#include <asm/dma-mapping.h>
Dan Williams1b0fac42007-07-15 23:40:26 -070086#else
87#include <asm-generic/dma-mapping-broken.h>
88#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070089
FUJITA Tomonori589fc9a2008-09-12 19:42:34 +090090static inline u64 dma_get_mask(struct device *dev)
91{
FUJITA Tomonori07a2c012008-09-19 02:02:05 +090092 if (dev && dev->dma_mask && *dev->dma_mask)
FUJITA Tomonori589fc9a2008-09-12 19:42:34 +090093 return *dev->dma_mask;
Yang Hongyang284901a2009-04-06 19:01:15 -070094 return DMA_BIT_MASK(32);
FUJITA Tomonori589fc9a2008-09-12 19:42:34 +090095}
96
FUJITA Tomonori710224f2010-09-22 13:04:55 -070097#ifdef ARCH_HAS_DMA_SET_COHERENT_MASK
98int dma_set_coherent_mask(struct device *dev, u64 mask);
99#else
FUJITA Tomonori6a1961f2010-03-10 15:23:39 -0800100static inline int dma_set_coherent_mask(struct device *dev, u64 mask)
101{
102 if (!dma_supported(dev, mask))
103 return -EIO;
104 dev->coherent_dma_mask = mask;
105 return 0;
106}
FUJITA Tomonori710224f2010-09-22 13:04:55 -0700107#endif
FUJITA Tomonori6a1961f2010-03-10 15:23:39 -0800108
Linus Torvalds1da177e2005-04-16 15:20:36 -0700109extern u64 dma_get_required_mask(struct device *dev);
110
FUJITA Tomonori6b7b6512008-02-04 22:27:55 -0800111static inline unsigned int dma_get_max_seg_size(struct device *dev)
112{
113 return dev->dma_parms ? dev->dma_parms->max_segment_size : 65536;
114}
115
116static inline unsigned int dma_set_max_seg_size(struct device *dev,
117 unsigned int size)
118{
119 if (dev->dma_parms) {
120 dev->dma_parms->max_segment_size = size;
121 return 0;
122 } else
123 return -EIO;
124}
125
FUJITA Tomonorid22a6962008-02-04 22:28:13 -0800126static inline unsigned long dma_get_seg_boundary(struct device *dev)
127{
128 return dev->dma_parms ?
129 dev->dma_parms->segment_boundary_mask : 0xffffffff;
130}
131
132static inline int dma_set_seg_boundary(struct device *dev, unsigned long mask)
133{
134 if (dev->dma_parms) {
135 dev->dma_parms->segment_boundary_mask = mask;
136 return 0;
137 } else
138 return -EIO;
139}
140
Heiko Carstense259f192010-08-13 09:39:18 +0200141#ifdef CONFIG_HAS_DMA
FUJITA Tomonori4565f012010-08-10 18:03:22 -0700142static inline int dma_get_cache_alignment(void)
143{
144#ifdef ARCH_DMA_MINALIGN
145 return ARCH_DMA_MINALIGN;
146#endif
147 return 1;
148}
Heiko Carstense259f192010-08-13 09:39:18 +0200149#endif
FUJITA Tomonori4565f012010-08-10 18:03:22 -0700150
Linus Torvalds1da177e2005-04-16 15:20:36 -0700151/* flags for the coherent memory api */
152#define DMA_MEMORY_MAP 0x01
153#define DMA_MEMORY_IO 0x02
154#define DMA_MEMORY_INCLUDES_CHILDREN 0x04
155#define DMA_MEMORY_EXCLUSIVE 0x08
156
157#ifndef ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY
158static inline int
159dma_declare_coherent_memory(struct device *dev, dma_addr_t bus_addr,
160 dma_addr_t device_addr, size_t size, int flags)
161{
162 return 0;
163}
164
165static inline void
166dma_release_declared_memory(struct device *dev)
167{
168}
169
170static inline void *
171dma_mark_declared_memory_occupied(struct device *dev,
172 dma_addr_t device_addr, size_t size)
173{
174 return ERR_PTR(-EBUSY);
175}
176#endif
177
Tejun Heo9ac78492007-01-20 16:00:26 +0900178/*
179 * Managed DMA API
180 */
181extern void *dmam_alloc_coherent(struct device *dev, size_t size,
182 dma_addr_t *dma_handle, gfp_t gfp);
183extern void dmam_free_coherent(struct device *dev, size_t size, void *vaddr,
184 dma_addr_t dma_handle);
185extern void *dmam_alloc_noncoherent(struct device *dev, size_t size,
186 dma_addr_t *dma_handle, gfp_t gfp);
187extern void dmam_free_noncoherent(struct device *dev, size_t size, void *vaddr,
188 dma_addr_t dma_handle);
189#ifdef ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY
190extern int dmam_declare_coherent_memory(struct device *dev, dma_addr_t bus_addr,
191 dma_addr_t device_addr, size_t size,
192 int flags);
193extern void dmam_release_declared_memory(struct device *dev);
194#else /* ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY */
195static inline int dmam_declare_coherent_memory(struct device *dev,
196 dma_addr_t bus_addr, dma_addr_t device_addr,
197 size_t size, gfp_t gfp)
198{
199 return 0;
200}
201
202static inline void dmam_release_declared_memory(struct device *dev)
203{
204}
205#endif /* ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY */
206
Arthur Kepner74bc7ce2008-04-29 01:00:30 -0700207#ifndef CONFIG_HAVE_DMA_ATTRS
208struct dma_attrs;
209
210#define dma_map_single_attrs(dev, cpu_addr, size, dir, attrs) \
211 dma_map_single(dev, cpu_addr, size, dir)
212
213#define dma_unmap_single_attrs(dev, dma_addr, size, dir, attrs) \
214 dma_unmap_single(dev, dma_addr, size, dir)
215
216#define dma_map_sg_attrs(dev, sgl, nents, dir, attrs) \
217 dma_map_sg(dev, sgl, nents, dir)
218
219#define dma_unmap_sg_attrs(dev, sgl, nents, dir, attrs) \
220 dma_unmap_sg(dev, sgl, nents, dir)
221
222#endif /* CONFIG_HAVE_DMA_ATTRS */
223
FUJITA Tomonori0acedc12010-03-10 15:23:31 -0800224#ifdef CONFIG_NEED_DMA_MAP_STATE
225#define DEFINE_DMA_UNMAP_ADDR(ADDR_NAME) dma_addr_t ADDR_NAME
226#define DEFINE_DMA_UNMAP_LEN(LEN_NAME) __u32 LEN_NAME
227#define dma_unmap_addr(PTR, ADDR_NAME) ((PTR)->ADDR_NAME)
228#define dma_unmap_addr_set(PTR, ADDR_NAME, VAL) (((PTR)->ADDR_NAME) = (VAL))
229#define dma_unmap_len(PTR, LEN_NAME) ((PTR)->LEN_NAME)
230#define dma_unmap_len_set(PTR, LEN_NAME, VAL) (((PTR)->LEN_NAME) = (VAL))
231#else
232#define DEFINE_DMA_UNMAP_ADDR(ADDR_NAME)
233#define DEFINE_DMA_UNMAP_LEN(LEN_NAME)
234#define dma_unmap_addr(PTR, ADDR_NAME) (0)
235#define dma_unmap_addr_set(PTR, ADDR_NAME, VAL) do { } while (0)
236#define dma_unmap_len(PTR, LEN_NAME) (0)
237#define dma_unmap_len_set(PTR, LEN_NAME, VAL) do { } while (0)
238#endif
239
Linus Torvalds1da177e2005-04-16 15:20:36 -0700240#endif