blob: 9656c196772ed0d2512074b053d360928c6cd869 [file] [log] [blame]
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -07001/*
Tomoya MORINAGAf4574be2011-10-28 09:23:33 +09002 * Copyright (C) 2011 LAPIS Semiconductor Co., Ltd.
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -07003 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; version 2 of the License.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 *
13 * You should have received a copy of the GNU General Public License
14 * along with this program; if not, write to the Free Software
15 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
16 */
Paul Gortmakerbb207ef2011-07-03 13:38:09 -040017#include <linux/module.h>
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -070018#include <linux/kernel.h>
19#include <linux/pci.h>
20#include <linux/gpio.h>
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +090021#include <linux/interrupt.h>
22#include <linux/irq.h>
23
24#define PCH_EDGE_FALLING 0
25#define PCH_EDGE_RISING BIT(0)
26#define PCH_LEVEL_L BIT(1)
27#define PCH_LEVEL_H (BIT(0) | BIT(1))
28#define PCH_EDGE_BOTH BIT(2)
29#define PCH_IM_MASK (BIT(0) | BIT(1) | BIT(2))
30
31#define PCH_IRQ_BASE 24
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -070032
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -070033struct pch_regs {
34 u32 ien;
35 u32 istatus;
36 u32 idisp;
37 u32 iclr;
38 u32 imask;
39 u32 imaskclr;
40 u32 po;
41 u32 pi;
42 u32 pm;
43 u32 im0;
44 u32 im1;
Tomoya MORINAGAe98bed72011-07-21 09:19:58 +090045 u32 reserved[3];
46 u32 gpio_use_sel;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -070047 u32 reset;
48};
49
Tomoya MORINAGAd4260e62011-07-21 09:19:57 +090050enum pch_type_t {
51 INTEL_EG20T_PCH,
Tomoya MORINAGAf4574be2011-10-28 09:23:33 +090052 OKISEMI_ML7223m_IOH, /* LAPIS Semiconductor ML7223 IOH PCIe Bus-m */
53 OKISEMI_ML7223n_IOH /* LAPIS Semiconductor ML7223 IOH PCIe Bus-n */
Tomoya MORINAGAd4260e62011-07-21 09:19:57 +090054};
55
56/* Specifies number of GPIO PINS */
57static int gpio_pins[] = {
58 [INTEL_EG20T_PCH] = 12,
59 [OKISEMI_ML7223m_IOH] = 8,
60 [OKISEMI_ML7223n_IOH] = 8,
61};
62
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -070063/**
64 * struct pch_gpio_reg_data - The register store data.
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +090065 * @ien_reg: To store contents of IEN register.
66 * @imask_reg: To store contents of IMASK register.
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -070067 * @po_reg: To store contents of PO register.
68 * @pm_reg: To store contents of PM register.
Tomoya MORINAGAe98bed72011-07-21 09:19:58 +090069 * @im0_reg: To store contents of IM0 register.
70 * @im1_reg: To store contents of IM1 register.
71 * @gpio_use_sel_reg : To store contents of GPIO_USE_SEL register.
72 * (Only ML7223 Bus-n)
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -070073 */
74struct pch_gpio_reg_data {
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +090075 u32 ien_reg;
76 u32 imask_reg;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -070077 u32 po_reg;
78 u32 pm_reg;
Tomoya MORINAGAe98bed72011-07-21 09:19:58 +090079 u32 im0_reg;
80 u32 im1_reg;
81 u32 gpio_use_sel_reg;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -070082};
83
84/**
85 * struct pch_gpio - GPIO private data structure.
86 * @base: PCI base address of Memory mapped I/O register.
87 * @reg: Memory mapped PCH GPIO register list.
88 * @dev: Pointer to device structure.
89 * @gpio: Data for GPIO infrastructure.
90 * @pch_gpio_reg: Memory mapped Register data is saved here
91 * when suspend.
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +090092 * @lock: Used for register access protection
93 * @irq_base: Save base of IRQ number for interrupt
Tomoya MORINAGAd4260e62011-07-21 09:19:57 +090094 * @ioh: IOH ID
Axel Lin7cb65802012-07-29 10:55:54 +080095 * @spinlock: Used for register access protection
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -070096 */
97struct pch_gpio {
98 void __iomem *base;
99 struct pch_regs __iomem *reg;
100 struct device *dev;
101 struct gpio_chip gpio;
102 struct pch_gpio_reg_data pch_gpio_reg;
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900103 int irq_base;
Tomoya MORINAGAd4260e62011-07-21 09:19:57 +0900104 enum pch_type_t ioh;
Tomoya MORINAGAd568a682011-07-21 09:19:55 +0900105 spinlock_t spinlock;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700106};
107
108static void pch_gpio_set(struct gpio_chip *gpio, unsigned nr, int val)
109{
110 u32 reg_val;
111 struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
Axel Lin7cb65802012-07-29 10:55:54 +0800112 unsigned long flags;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700113
Axel Lin7cb65802012-07-29 10:55:54 +0800114 spin_lock_irqsave(&chip->spinlock, flags);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700115 reg_val = ioread32(&chip->reg->po);
116 if (val)
117 reg_val |= (1 << nr);
118 else
119 reg_val &= ~(1 << nr);
120
121 iowrite32(reg_val, &chip->reg->po);
Axel Lin7cb65802012-07-29 10:55:54 +0800122 spin_unlock_irqrestore(&chip->spinlock, flags);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700123}
124
125static int pch_gpio_get(struct gpio_chip *gpio, unsigned nr)
126{
127 struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
128
129 return ioread32(&chip->reg->pi) & (1 << nr);
130}
131
132static int pch_gpio_direction_output(struct gpio_chip *gpio, unsigned nr,
133 int val)
134{
135 struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
136 u32 pm;
137 u32 reg_val;
Axel Lin7cb65802012-07-29 10:55:54 +0800138 unsigned long flags;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700139
Axel Lin7cb65802012-07-29 10:55:54 +0800140 spin_lock_irqsave(&chip->spinlock, flags);
Tomoya MORINAGAd4260e62011-07-21 09:19:57 +0900141 pm = ioread32(&chip->reg->pm) & ((1 << gpio_pins[chip->ioh]) - 1);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700142 pm |= (1 << nr);
143 iowrite32(pm, &chip->reg->pm);
144
145 reg_val = ioread32(&chip->reg->po);
146 if (val)
147 reg_val |= (1 << nr);
148 else
149 reg_val &= ~(1 << nr);
Peter Tyser88aab932011-03-25 10:04:00 -0500150 iowrite32(reg_val, &chip->reg->po);
Axel Lin7cb65802012-07-29 10:55:54 +0800151 spin_unlock_irqrestore(&chip->spinlock, flags);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700152
153 return 0;
154}
155
156static int pch_gpio_direction_input(struct gpio_chip *gpio, unsigned nr)
157{
158 struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
159 u32 pm;
Axel Lin7cb65802012-07-29 10:55:54 +0800160 unsigned long flags;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700161
Axel Lin7cb65802012-07-29 10:55:54 +0800162 spin_lock_irqsave(&chip->spinlock, flags);
Tomoya MORINAGAd4260e62011-07-21 09:19:57 +0900163 pm = ioread32(&chip->reg->pm) & ((1 << gpio_pins[chip->ioh]) - 1);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700164 pm &= ~(1 << nr);
165 iowrite32(pm, &chip->reg->pm);
Axel Lin7cb65802012-07-29 10:55:54 +0800166 spin_unlock_irqrestore(&chip->spinlock, flags);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700167
168 return 0;
169}
170
171/*
172 * Save register configuration and disable interrupts.
173 */
174static void pch_gpio_save_reg_conf(struct pch_gpio *chip)
175{
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900176 chip->pch_gpio_reg.ien_reg = ioread32(&chip->reg->ien);
177 chip->pch_gpio_reg.imask_reg = ioread32(&chip->reg->imask);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700178 chip->pch_gpio_reg.po_reg = ioread32(&chip->reg->po);
179 chip->pch_gpio_reg.pm_reg = ioread32(&chip->reg->pm);
Tomoya MORINAGAe98bed72011-07-21 09:19:58 +0900180 chip->pch_gpio_reg.im0_reg = ioread32(&chip->reg->im0);
181 if (chip->ioh == INTEL_EG20T_PCH)
182 chip->pch_gpio_reg.im1_reg = ioread32(&chip->reg->im1);
183 if (chip->ioh == OKISEMI_ML7223n_IOH)
184 chip->pch_gpio_reg.gpio_use_sel_reg =\
185 ioread32(&chip->reg->gpio_use_sel);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700186}
187
188/*
189 * This function restores the register configuration of the GPIO device.
190 */
191static void pch_gpio_restore_reg_conf(struct pch_gpio *chip)
192{
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900193 iowrite32(chip->pch_gpio_reg.ien_reg, &chip->reg->ien);
194 iowrite32(chip->pch_gpio_reg.imask_reg, &chip->reg->imask);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700195 /* to store contents of PO register */
196 iowrite32(chip->pch_gpio_reg.po_reg, &chip->reg->po);
197 /* to store contents of PM register */
198 iowrite32(chip->pch_gpio_reg.pm_reg, &chip->reg->pm);
Tomoya MORINAGAe98bed72011-07-21 09:19:58 +0900199 iowrite32(chip->pch_gpio_reg.im0_reg, &chip->reg->im0);
200 if (chip->ioh == INTEL_EG20T_PCH)
201 iowrite32(chip->pch_gpio_reg.im1_reg, &chip->reg->im1);
202 if (chip->ioh == OKISEMI_ML7223n_IOH)
203 iowrite32(chip->pch_gpio_reg.gpio_use_sel_reg,
204 &chip->reg->gpio_use_sel);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700205}
206
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900207static int pch_gpio_to_irq(struct gpio_chip *gpio, unsigned offset)
208{
209 struct pch_gpio *chip = container_of(gpio, struct pch_gpio, gpio);
210 return chip->irq_base + offset;
211}
212
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700213static void pch_gpio_setup(struct pch_gpio *chip)
214{
215 struct gpio_chip *gpio = &chip->gpio;
216
217 gpio->label = dev_name(chip->dev);
Alexander Stein5c868fc2012-11-02 16:02:25 +0100218 gpio->dev = chip->dev;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700219 gpio->owner = THIS_MODULE;
220 gpio->direction_input = pch_gpio_direction_input;
221 gpio->get = pch_gpio_get;
222 gpio->direction_output = pch_gpio_direction_output;
223 gpio->set = pch_gpio_set;
224 gpio->dbg_show = NULL;
225 gpio->base = -1;
Tomoya MORINAGAd4260e62011-07-21 09:19:57 +0900226 gpio->ngpio = gpio_pins[chip->ioh];
Linus Walleij9fb1f392013-12-04 14:42:46 +0100227 gpio->can_sleep = false;
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900228 gpio->to_irq = pch_gpio_to_irq;
229}
230
231static int pch_irq_type(struct irq_data *d, unsigned int type)
232{
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900233 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
234 struct pch_gpio *chip = gc->private;
Thomas Gleixnerdf9541a2012-04-28 10:13:45 +0200235 u32 im, im_pos, val;
236 u32 __iomem *im_reg;
237 unsigned long flags;
238 int ch, irq = d->irq;
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900239
240 ch = irq - chip->irq_base;
241 if (irq <= chip->irq_base + 7) {
242 im_reg = &chip->reg->im0;
243 im_pos = ch;
244 } else {
245 im_reg = &chip->reg->im1;
246 im_pos = ch - 8;
247 }
248 dev_dbg(chip->dev, "%s:irq=%d type=%d ch=%d pos=%d\n",
249 __func__, irq, type, ch, im_pos);
250
251 spin_lock_irqsave(&chip->spinlock, flags);
252
253 switch (type) {
254 case IRQ_TYPE_EDGE_RISING:
255 val = PCH_EDGE_RISING;
256 break;
257 case IRQ_TYPE_EDGE_FALLING:
258 val = PCH_EDGE_FALLING;
259 break;
260 case IRQ_TYPE_EDGE_BOTH:
261 val = PCH_EDGE_BOTH;
262 break;
263 case IRQ_TYPE_LEVEL_HIGH:
264 val = PCH_LEVEL_H;
265 break;
266 case IRQ_TYPE_LEVEL_LOW:
267 val = PCH_LEVEL_L;
268 break;
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900269 default:
Thomas Gleixnerdf9541a2012-04-28 10:13:45 +0200270 goto unlock;
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900271 }
272
273 /* Set interrupt mode */
274 im = ioread32(im_reg) & ~(PCH_IM_MASK << (im_pos * 4));
275 iowrite32(im | (val << (im_pos * 4)), im_reg);
276
Thomas Gleixnerdf9541a2012-04-28 10:13:45 +0200277 /* And the handler */
278 if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH))
279 __irq_set_handler_locked(d->irq, handle_level_irq);
280 else if (type & (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))
281 __irq_set_handler_locked(d->irq, handle_edge_irq);
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900282
Thomas Gleixnerdf9541a2012-04-28 10:13:45 +0200283unlock:
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900284 spin_unlock_irqrestore(&chip->spinlock, flags);
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900285 return 0;
286}
287
288static void pch_irq_unmask(struct irq_data *d)
289{
290 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
291 struct pch_gpio *chip = gc->private;
292
293 iowrite32(1 << (d->irq - chip->irq_base), &chip->reg->imaskclr);
294}
295
296static void pch_irq_mask(struct irq_data *d)
297{
298 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
299 struct pch_gpio *chip = gc->private;
300
301 iowrite32(1 << (d->irq - chip->irq_base), &chip->reg->imask);
302}
303
Thomas Gleixnerdf9541a2012-04-28 10:13:45 +0200304static void pch_irq_ack(struct irq_data *d)
305{
306 struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
307 struct pch_gpio *chip = gc->private;
308
309 iowrite32(1 << (d->irq - chip->irq_base), &chip->reg->iclr);
310}
311
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900312static irqreturn_t pch_gpio_handler(int irq, void *dev_id)
313{
314 struct pch_gpio *chip = dev_id;
315 u32 reg_val = ioread32(&chip->reg->istatus);
Thomas Gleixnerdf9541a2012-04-28 10:13:45 +0200316 int i, ret = IRQ_NONE;
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900317
318 for (i = 0; i < gpio_pins[chip->ioh]; i++) {
319 if (reg_val & BIT(i)) {
320 dev_dbg(chip->dev, "%s:[%d]:irq=%d status=0x%x\n",
321 __func__, i, irq, reg_val);
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900322 generic_handle_irq(chip->irq_base + i);
323 ret = IRQ_HANDLED;
324 }
325 }
326 return ret;
327}
328
Bill Pemberton38363092012-11-19 13:22:34 -0500329static void pch_gpio_alloc_generic_chip(struct pch_gpio *chip,
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900330 unsigned int irq_start, unsigned int num)
331{
332 struct irq_chip_generic *gc;
333 struct irq_chip_type *ct;
334
335 gc = irq_alloc_generic_chip("pch_gpio", 1, irq_start, chip->base,
336 handle_simple_irq);
337 gc->private = chip;
338 ct = gc->chip_types;
339
Thomas Gleixnerdf9541a2012-04-28 10:13:45 +0200340 ct->chip.irq_ack = pch_irq_ack;
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900341 ct->chip.irq_mask = pch_irq_mask;
342 ct->chip.irq_unmask = pch_irq_unmask;
343 ct->chip.irq_set_type = pch_irq_type;
344
345 irq_setup_generic_chip(gc, IRQ_MSK(num), IRQ_GC_INIT_MASK_CACHE,
346 IRQ_NOREQUEST | IRQ_NOPROBE, 0);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700347}
348
Bill Pemberton38363092012-11-19 13:22:34 -0500349static int pch_gpio_probe(struct pci_dev *pdev,
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700350 const struct pci_device_id *id)
351{
352 s32 ret;
353 struct pch_gpio *chip;
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900354 int irq_base;
Thomas Gleixnerdf9541a2012-04-28 10:13:45 +0200355 u32 msk;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700356
357 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
358 if (chip == NULL)
359 return -ENOMEM;
360
361 chip->dev = &pdev->dev;
362 ret = pci_enable_device(pdev);
363 if (ret) {
364 dev_err(&pdev->dev, "%s : pci_enable_device FAILED", __func__);
365 goto err_pci_enable;
366 }
367
368 ret = pci_request_regions(pdev, KBUILD_MODNAME);
369 if (ret) {
370 dev_err(&pdev->dev, "pci_request_regions FAILED-%d", ret);
371 goto err_request_regions;
372 }
373
374 chip->base = pci_iomap(pdev, 1, 0);
Márton Némethc4addcb2012-01-15 11:32:30 +0100375 if (!chip->base) {
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700376 dev_err(&pdev->dev, "%s : pci_iomap FAILED", __func__);
377 ret = -ENOMEM;
378 goto err_iomap;
379 }
380
Tomoya MORINAGAd4260e62011-07-21 09:19:57 +0900381 if (pdev->device == 0x8803)
382 chip->ioh = INTEL_EG20T_PCH;
383 else if (pdev->device == 0x8014)
384 chip->ioh = OKISEMI_ML7223m_IOH;
385 else if (pdev->device == 0x8043)
386 chip->ioh = OKISEMI_ML7223n_IOH;
387
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700388 chip->reg = chip->base;
389 pci_set_drvdata(pdev, chip);
Axel Lind1663702012-02-01 10:51:53 +0800390 spin_lock_init(&chip->spinlock);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700391 pch_gpio_setup(chip);
392 ret = gpiochip_add(&chip->gpio);
393 if (ret) {
394 dev_err(&pdev->dev, "PCH gpio: Failed to register GPIO\n");
395 goto err_gpiochip_add;
396 }
397
Tomoya MORINAGA2824bc9c2011-10-19 10:37:39 +0900398 irq_base = irq_alloc_descs(-1, 0, gpio_pins[chip->ioh], NUMA_NO_NODE);
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900399 if (irq_base < 0) {
400 dev_warn(&pdev->dev, "PCH gpio: Failed to get IRQ base num\n");
401 chip->irq_base = -1;
402 goto end;
403 }
404 chip->irq_base = irq_base;
405
Thomas Gleixnerdf9541a2012-04-28 10:13:45 +0200406 /* Mask all interrupts, but enable them */
407 msk = (1 << gpio_pins[chip->ioh]) - 1;
408 iowrite32(msk, &chip->reg->imask);
409 iowrite32(msk, &chip->reg->ien);
410
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900411 ret = request_irq(pdev->irq, pch_gpio_handler,
Thomas Gleixnerdf9541a2012-04-28 10:13:45 +0200412 IRQF_SHARED, KBUILD_MODNAME, chip);
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900413 if (ret != 0) {
414 dev_err(&pdev->dev,
415 "%s request_irq failed\n", __func__);
416 goto err_request_irq;
417 }
418
419 pch_gpio_alloc_generic_chip(chip, irq_base, gpio_pins[chip->ioh]);
420
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900421end:
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700422 return 0;
423
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900424err_request_irq:
425 irq_free_descs(irq_base, gpio_pins[chip->ioh]);
426
Axel Lincfb10892013-05-19 14:00:47 +0800427 if (gpiochip_remove(&chip->gpio))
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900428 dev_err(&pdev->dev, "%s gpiochip_remove failed\n", __func__);
429
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700430err_gpiochip_add:
431 pci_iounmap(pdev, chip->base);
432
433err_iomap:
434 pci_release_regions(pdev);
435
436err_request_regions:
437 pci_disable_device(pdev);
438
439err_pci_enable:
440 kfree(chip);
441 dev_err(&pdev->dev, "%s Failed returns %d\n", __func__, ret);
442 return ret;
443}
444
Bill Pemberton206210c2012-11-19 13:25:50 -0500445static void pch_gpio_remove(struct pci_dev *pdev)
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700446{
447 int err;
448 struct pch_gpio *chip = pci_get_drvdata(pdev);
449
Tomoya MORINAGA38eb18a2011-07-21 09:19:59 +0900450 if (chip->irq_base != -1) {
451 free_irq(pdev->irq, chip);
452
453 irq_free_descs(chip->irq_base, gpio_pins[chip->ioh]);
454 }
455
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700456 err = gpiochip_remove(&chip->gpio);
457 if (err)
458 dev_err(&pdev->dev, "Failed gpiochip_remove\n");
459
460 pci_iounmap(pdev, chip->base);
461 pci_release_regions(pdev);
462 pci_disable_device(pdev);
463 kfree(chip);
464}
465
466#ifdef CONFIG_PM
467static int pch_gpio_suspend(struct pci_dev *pdev, pm_message_t state)
468{
469 s32 ret;
470 struct pch_gpio *chip = pci_get_drvdata(pdev);
Tomoya MORINAGAd568a682011-07-21 09:19:55 +0900471 unsigned long flags;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700472
Tomoya MORINAGAd568a682011-07-21 09:19:55 +0900473 spin_lock_irqsave(&chip->spinlock, flags);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700474 pch_gpio_save_reg_conf(chip);
Tomoya MORINAGAd568a682011-07-21 09:19:55 +0900475 spin_unlock_irqrestore(&chip->spinlock, flags);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700476
477 ret = pci_save_state(pdev);
478 if (ret) {
479 dev_err(&pdev->dev, "pci_save_state Failed-%d\n", ret);
480 return ret;
481 }
482 pci_disable_device(pdev);
483 pci_set_power_state(pdev, PCI_D0);
484 ret = pci_enable_wake(pdev, PCI_D0, 1);
485 if (ret)
486 dev_err(&pdev->dev, "pci_enable_wake Failed -%d\n", ret);
487
488 return 0;
489}
490
491static int pch_gpio_resume(struct pci_dev *pdev)
492{
493 s32 ret;
494 struct pch_gpio *chip = pci_get_drvdata(pdev);
Tomoya MORINAGAd568a682011-07-21 09:19:55 +0900495 unsigned long flags;
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700496
497 ret = pci_enable_wake(pdev, PCI_D0, 0);
498
499 pci_set_power_state(pdev, PCI_D0);
500 ret = pci_enable_device(pdev);
501 if (ret) {
502 dev_err(&pdev->dev, "pci_enable_device Failed-%d ", ret);
503 return ret;
504 }
505 pci_restore_state(pdev);
506
Tomoya MORINAGAd568a682011-07-21 09:19:55 +0900507 spin_lock_irqsave(&chip->spinlock, flags);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700508 iowrite32(0x01, &chip->reg->reset);
509 iowrite32(0x00, &chip->reg->reset);
510 pch_gpio_restore_reg_conf(chip);
Tomoya MORINAGAd568a682011-07-21 09:19:55 +0900511 spin_unlock_irqrestore(&chip->spinlock, flags);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700512
513 return 0;
514}
515#else
516#define pch_gpio_suspend NULL
517#define pch_gpio_resume NULL
518#endif
519
Tomoya MORINAGAbc786cc2011-05-09 19:58:49 +0900520#define PCI_VENDOR_ID_ROHM 0x10DB
Jingoo Han14f4a882013-12-03 08:08:45 +0900521static const struct pci_device_id pch_gpio_pcidev_id[] = {
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700522 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x8803) },
Tomoya MORINAGAbc786cc2011-05-09 19:58:49 +0900523 { PCI_DEVICE(PCI_VENDOR_ID_ROHM, 0x8014) },
Tomoya MORINAGAc3520a12011-07-21 09:19:56 +0900524 { PCI_DEVICE(PCI_VENDOR_ID_ROHM, 0x8043) },
Tomoya MORINAGA868fea02011-10-28 09:23:32 +0900525 { PCI_DEVICE(PCI_VENDOR_ID_ROHM, 0x8803) },
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700526 { 0, }
527};
Axel Lin19234cd2011-03-11 14:58:30 -0800528MODULE_DEVICE_TABLE(pci, pch_gpio_pcidev_id);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700529
530static struct pci_driver pch_gpio_driver = {
531 .name = "pch_gpio",
532 .id_table = pch_gpio_pcidev_id,
533 .probe = pch_gpio_probe,
Bill Pemberton8283c4f2012-11-19 13:20:08 -0500534 .remove = pch_gpio_remove,
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700535 .suspend = pch_gpio_suspend,
536 .resume = pch_gpio_resume
537};
538
Axel Lin93baa652012-04-06 20:13:30 +0800539module_pci_driver(pch_gpio_driver);
Tomoya MORINAGA04c17aa82010-10-27 15:33:21 -0700540
541MODULE_DESCRIPTION("PCH GPIO PCI Driver");
542MODULE_LICENSE("GPL");