blob: 03e610cd9f435b2d4990d11456b6a9c0924dfc21 [file] [log] [blame]
Dan Williams4d88a972015-05-31 14:41:48 -04001/*
2 * Copyright(c) 2013-2015 Intel Corporation. All rights reserved.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of version 2 of the GNU General Public License as
6 * published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful, but
9 * WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
11 * General Public License for more details.
12 */
13#ifndef __ND_H__
14#define __ND_H__
Dan Williams1f7df6f2015-06-09 20:13:14 -040015#include <linux/libnvdimm.h>
Dan Williams4d88a972015-05-31 14:41:48 -040016#include <linux/device.h>
17#include <linux/mutex.h>
18#include <linux/ndctl.h>
Dan Williamsbf9bccc2015-06-17 17:14:46 -040019#include <linux/types.h>
Dan Williams4a826c82015-06-09 16:09:36 -040020#include "label.h"
Dan Williams4d88a972015-05-31 14:41:48 -040021
22struct nvdimm_drvdata {
23 struct device *dev;
Dan Williams4a826c82015-06-09 16:09:36 -040024 int nsindex_size;
Dan Williams4d88a972015-05-31 14:41:48 -040025 struct nd_cmd_get_config_size nsarea;
26 void *data;
Dan Williams4a826c82015-06-09 16:09:36 -040027 int ns_current, ns_next;
28 struct resource dpa;
Dan Williamsbf9bccc2015-06-17 17:14:46 -040029 struct kref kref;
Dan Williams4d88a972015-05-31 14:41:48 -040030};
31
Dan Williams3d880022015-05-31 15:02:11 -040032struct nd_region_namespaces {
33 int count;
34 int active;
35};
36
Dan Williams4a826c82015-06-09 16:09:36 -040037static inline struct nd_namespace_index *to_namespace_index(
38 struct nvdimm_drvdata *ndd, int i)
39{
40 if (i < 0)
41 return NULL;
42
43 return ndd->data + sizeof_namespace_index(ndd) * i;
44}
45
46static inline struct nd_namespace_index *to_current_namespace_index(
47 struct nvdimm_drvdata *ndd)
48{
49 return to_namespace_index(ndd, ndd->ns_current);
50}
51
52static inline struct nd_namespace_index *to_next_namespace_index(
53 struct nvdimm_drvdata *ndd)
54{
55 return to_namespace_index(ndd, ndd->ns_next);
56}
57
58#define nd_dbg_dpa(r, d, res, fmt, arg...) \
59 dev_dbg((r) ? &(r)->dev : (d)->dev, "%s: %.13s: %#llx @ %#llx " fmt, \
60 (r) ? dev_name((d)->dev) : "", res ? res->name : "null", \
61 (unsigned long long) (res ? resource_size(res) : 0), \
62 (unsigned long long) (res ? res->start : 0), ##arg)
63
Dan Williamsbf9bccc2015-06-17 17:14:46 -040064#define for_each_label(l, label, labels) \
65 for (l = 0; (label = labels ? labels[l] : NULL); l++)
66
67#define for_each_dpa_resource(ndd, res) \
68 for (res = (ndd)->dpa.child; res; res = res->sibling)
69
Dan Williams4a826c82015-06-09 16:09:36 -040070#define for_each_dpa_resource_safe(ndd, res, next) \
71 for (res = (ndd)->dpa.child, next = res ? res->sibling : NULL; \
72 res; res = next, next = next ? next->sibling : NULL)
73
Dan Williams1f7df6f2015-06-09 20:13:14 -040074struct nd_region {
75 struct device dev;
Dan Williamsbf9bccc2015-06-17 17:14:46 -040076 struct device *ns_seed;
Dan Williams1f7df6f2015-06-09 20:13:14 -040077 u16 ndr_mappings;
78 u64 ndr_size;
79 u64 ndr_start;
80 int id;
81 void *provider_data;
Dan Williamseaf96152015-05-01 13:11:27 -040082 struct nd_interleave_set *nd_set;
Dan Williams1f7df6f2015-06-09 20:13:14 -040083 struct nd_mapping mapping[0];
84};
85
Dan Williams4a826c82015-06-09 16:09:36 -040086/*
87 * Lookup next in the repeating sequence of 01, 10, and 11.
88 */
89static inline unsigned nd_inc_seq(unsigned seq)
90{
91 static const unsigned next[] = { 0, 2, 3, 1 };
92
93 return next[seq & 3];
94}
Dan Williams4d88a972015-05-31 14:41:48 -040095enum nd_async_mode {
96 ND_SYNC,
97 ND_ASYNC,
98};
99
Dan Williamsbf9bccc2015-06-17 17:14:46 -0400100void wait_nvdimm_bus_probe_idle(struct device *dev);
Dan Williams4d88a972015-05-31 14:41:48 -0400101void nd_device_register(struct device *dev);
102void nd_device_unregister(struct device *dev, enum nd_async_mode mode);
Dan Williamsbf9bccc2015-06-17 17:14:46 -0400103int nd_uuid_store(struct device *dev, u8 **uuid_out, const char *buf,
104 size_t len);
Dan Williams4d88a972015-05-31 14:41:48 -0400105int __init nvdimm_init(void);
Dan Williams3d880022015-05-31 15:02:11 -0400106int __init nd_region_init(void);
Dan Williams4d88a972015-05-31 14:41:48 -0400107void nvdimm_exit(void);
Dan Williams3d880022015-05-31 15:02:11 -0400108void nd_region_exit(void);
Dan Williamsbf9bccc2015-06-17 17:14:46 -0400109struct nvdimm;
110struct nvdimm_drvdata *to_ndd(struct nd_mapping *nd_mapping);
Dan Williams4d88a972015-05-31 14:41:48 -0400111int nvdimm_init_nsarea(struct nvdimm_drvdata *ndd);
112int nvdimm_init_config_data(struct nvdimm_drvdata *ndd);
Dan Williams3d880022015-05-31 15:02:11 -0400113struct nd_region *to_nd_region(struct device *dev);
114int nd_region_to_nstype(struct nd_region *nd_region);
115int nd_region_register_namespaces(struct nd_region *nd_region, int *err);
Dan Williamsbf9bccc2015-06-17 17:14:46 -0400116u64 nd_region_interleave_set_cookie(struct nd_region *nd_region);
Dan Williams3d880022015-05-31 15:02:11 -0400117void nvdimm_bus_lock(struct device *dev);
118void nvdimm_bus_unlock(struct device *dev);
119bool is_nvdimm_bus_locked(struct device *dev);
Dan Williamsbf9bccc2015-06-17 17:14:46 -0400120void nvdimm_drvdata_release(struct kref *kref);
121void put_ndd(struct nvdimm_drvdata *ndd);
Dan Williams4a826c82015-06-09 16:09:36 -0400122int nd_label_reserve_dpa(struct nvdimm_drvdata *ndd);
123void nvdimm_free_dpa(struct nvdimm_drvdata *ndd, struct resource *res);
124struct resource *nvdimm_allocate_dpa(struct nvdimm_drvdata *ndd,
125 struct nd_label_id *label_id, resource_size_t start,
126 resource_size_t n);
Dan Williams4d88a972015-05-31 14:41:48 -0400127#endif /* __ND_H__ */