blob: 756beffd20cbb18e698572286e7b493b20ff9d9a [file] [log] [blame]
Vineet Guptacfdbc2e2013-01-18 15:12:20 +05301#
2# Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
3#
4# This program is free software; you can redistribute it and/or modify
5# it under the terms of the GNU General Public License version 2 as
6# published by the Free Software Foundation.
7#
8
9config ARC
10 def_bool y
11 select ARCH_NO_VIRT_TO_BUS
Vineet Gupta4adeefe2013-01-18 15:12:18 +053012 select CLONE_BACKWARDS
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053013 # ARC Busybox based initramfs absolutely relies on DEVTMPFS for /dev
14 select DEVTMPFS if !INITRAMFS_SOURCE=""
15 select GENERIC_ATOMIC64
16 select GENERIC_CLOCKEVENTS
17 select GENERIC_FIND_FIRST_BIT
18 # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP
19 select GENERIC_IRQ_SHOW
Vineet Guptabf90e1e2013-01-18 15:12:18 +053020 select GENERIC_KERNEL_EXECVE
21 select GENERIC_KERNEL_THREAD
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053022 select GENERIC_PENDING_IRQ if SMP
Vineet Guptac3581032013-01-18 15:12:19 +053023 select GENERIC_SIGALTSTACK
Vineet Guptacfdbc2e2013-01-18 15:12:20 +053024 select GENERIC_SMP_IDLE_THREAD
25 select HAVE_GENERIC_HARDIRQS
26 select MODULES_USE_ELF_RELA
27
28config SCHED_OMIT_FRAME_POINTER
29 def_bool y
30
31config GENERIC_CSUM
32 def_bool y
33
34config RWSEM_GENERIC_SPINLOCK
35 def_bool y
36
37config ARCH_FLATMEM_ENABLE
38 def_bool y
39
40config MMU
41 def_bool y
42
43config NO_IOPORT
44 def_bool y
45
46config GENERIC_CALIBRATE_DELAY
47 def_bool y
48
49config GENERIC_HWEIGHT
50 def_bool y
51
52config BINFMT_ELF
53 def_bool y
54
55config HAVE_LATENCYTOP_SUPPORT
56 def_bool y
57
58config NO_DMA
59 def_bool n
60
61source "init/Kconfig"
62source "kernel/Kconfig.freezer"
63
64menu "ARC Architecture Configuration"
65
66choice
67 prompt "ARC Platform"
68 default ARC_PLAT_FPGA_LEGACY
69
70config ARC_PLAT_FPGA_LEGACY
71 bool "\"Legacy\" ARC FPGA dev platform"
72 help
73 Support for ARC development platforms, provided by Synopsys.
74 These are based on FPGA or ISS. e.g.
75 - ARCAngel4
76 - ML509
77 - MetaWare ISS
78
79#New platform adds here
80endchoice
81
82menu "ARC CPU Configuration"
83
84choice
85 prompt "ARC Core"
86 default ARC_CPU_770
87
88config ARC_CPU_750D
89 bool "ARC750D"
90 help
91 Support for ARC750 core
92
93config ARC_CPU_770
94 bool "ARC770"
95 select ARC_CPU_REL_4_10
96 help
97 Support for ARC770 core introduced with Rel 4.10 (Summer 2011)
98 This core has a bunch of cool new features:
99 -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4)
100 Shared Address Spaces (for sharing TLB entires in MMU)
101 -Caches: New Prog Model, Region Flush
102 -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr
103
104endchoice
105
106config CPU_BIG_ENDIAN
107 bool "Enable Big Endian Mode"
108 default n
109 help
110 Build kernel for Big Endian Mode of ARC CPU
111
112menuconfig ARC_CACHE
113 bool "Enable Cache Support"
114 default y
115
116if ARC_CACHE
117
118config ARC_CACHE_LINE_SHIFT
119 int "Cache Line Length (as power of 2)"
120 range 5 7
121 default "6"
122 help
123 Starting with ARC700 4.9, Cache line length is configurable,
124 This option specifies "N", with Line-len = 2 power N
125 So line lengths of 32, 64, 128 are specified by 5,6,7, respectively
126 Linux only supports same line lengths for I and D caches.
127
128config ARC_HAS_ICACHE
129 bool "Use Instruction Cache"
130 default y
131
132config ARC_HAS_DCACHE
133 bool "Use Data Cache"
134 default y
135
136config ARC_CACHE_PAGES
137 bool "Per Page Cache Control"
138 default y
139 depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE
140 help
141 This can be used to over-ride the global I/D Cache Enable on a
142 per-page basis (but only for pages accessed via MMU such as
143 Kernel Virtual address or User Virtual Address)
144 TLB entries have a per-page Cache Enable Bit.
145 Note that Global I/D ENABLE + Per Page DISABLE works but corollary
146 Global DISABLE + Per Page ENABLE won't work
147
148endif #ARC_CACHE
149
150config ARC_HAS_HW_MPY
151 bool "Use Hardware Multiplier (Normal or Faster XMAC)"
152 default y
153 help
154 Influences how gcc generates code for MPY operations.
155 If enabled, MPYxx insns are generated, provided by Standard/XMAC
156 Multipler. Otherwise software multipy lib is used
157
158choice
159 prompt "ARC700 MMU Version"
160 default ARC_MMU_V3 if ARC_CPU_770
161 default ARC_MMU_V2 if ARC_CPU_750D
162
163config ARC_MMU_V1
164 bool "MMU v1"
165 help
166 Orig ARC700 MMU
167
168config ARC_MMU_V2
169 bool "MMU v2"
170 help
171 Fixed the deficiency of v1 - possible thrashing in memcpy sceanrio
172 when 2 D-TLB and 1 I-TLB entries index into same 2way set.
173
174config ARC_MMU_V3
175 bool "MMU v3"
176 depends on ARC_CPU_770
177 help
178 Introduced with ARC700 4.10: New Features
179 Variable Page size (1k-16k), var JTLB size 128 x (2 or 4)
180 Shared Address Spaces (SASID)
181
182endchoice
183
184
185choice
186 prompt "MMU Page Size"
187 default ARC_PAGE_SIZE_8K
188
189config ARC_PAGE_SIZE_8K
190 bool "8KB"
191 help
192 Choose between 8k vs 16k
193
194config ARC_PAGE_SIZE_16K
195 bool "16KB"
196 depends on ARC_MMU_V3
197
198config ARC_PAGE_SIZE_4K
199 bool "4KB"
200 depends on ARC_MMU_V3
201
202endchoice
203
204config ARC_FPU_SAVE_RESTORE
205 bool "Enable FPU state persistence across context switch"
206 default n
207 help
208 Double Precision Floating Point unit had dedictaed regs which
209 need to be saved/restored across context-switch.
210 Note that ARC FPU is overly simplistic, unlike say x86, which has
211 hardware pieces to allow software to conditionally save/restore,
212 based on actual usage of FPU by a task. Thus our implemn does
213 this for all tasks in system.
214
215menuconfig ARC_CPU_REL_4_10
216 bool "Enable support for Rel 4.10 features"
217 default n
218 help
219 -ARC770 (and dependent features) enabled
220 -ARC750 also shares some of the new features with 770
221
222config ARC_HAS_LLSC
223 bool "Insn: LLOCK/SCOND (efficient atomic ops)"
224 default y
225 depends on ARC_CPU_770
226 # if SMP, enable LLSC ONLY if ARC implementation has coherent atomics
227 depends on !SMP || ARC_HAS_COH_LLSC
228
229config ARC_HAS_SWAPE
230 bool "Insn: SWAPE (endian-swap)"
231 default y
232 depends on ARC_CPU_REL_4_10
233
234config ARC_HAS_RTSC
235 bool "Insn: RTSC (64-bit r/o cycle counter)"
236 default y
237 depends on ARC_CPU_REL_4_10
238
239endmenu # "ARC CPU Configuration"
240
241menu "Platform Board Configuration"
242
243source "arch/arc/plat-arcfpga/Kconfig"
244
245#New platform adds here
246
247config ARC_PLAT_CLK
248 int "Clk speed in Hz"
249 default "80000000"
250
251config LINUX_LINK_BASE
252 hex "Linux Link Address"
253 default "0x80000000"
254 help
255 ARC700 divides the 32 bit phy address space into two equal halves
256 -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU
257 -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel
258 Typically Linux kernel is linked at the start of untransalted addr,
259 hence the default value of 0x8zs.
260 However some customers have peripherals mapped at this addr, so
261 Linux needs to be scooted a bit.
262 If you don't know what the above means, leave this setting alone.
263
264config ARC_PLAT_SDRAM_SIZE
265 hex "SD RAM Size"
266 default "0x10000000"
267 help
268 Implies the amount of SDRAM/DRAM Linux is going to claim/own.
269 The actual memory itself could be larger than this number. But for
270 all software purposes, this is the amt of memory.
271
272endmenu # "Platform Board Configuration"
273
274config ARC_STACK_NONEXEC
275 bool "Make stack non-executable"
276 default n
277 help
278 To disable the execute permissions of stack/heap of processes
279 which are enabled by default.
280
281config HZ
282 int "Timer Frequency"
283 default 100
284
285menuconfig ARC_DBG
286 bool "ARC debugging"
287 default y
288
289config ARC_DBG_TLB_PARANOIA
290 bool "Paranoia Checks in Low Level TLB Handlers"
291 depends on ARC_DBG
292 default n
293
294config ARC_DBG_TLB_MISS_COUNT
295 bool "Profile TLB Misses"
296 default n
297 select DEBUG_FS
298 depends on ARC_DBG
299 help
300 Counts number of I and D TLB Misses and exports them via Debugfs
301 The counters can be cleared via Debugfs as well
302
303config CMDLINE
304 string "Kernel command line to built-in"
305 default "print-fatal-signals=1"
306 help
307 The default command line which will be appended to the optional
308 u-boot provided command line (see below)
309
310config CMDLINE_UBOOT
311 bool "Support U-boot kernel command line passing"
312 default n
313 help
314 If you are using U-boot (www.denx.de) and wish to pass the kernel
315 command line from the U-boot environment to the Linux kernel then
316 switch this option on.
317 ARC U-boot will setup the cmdline in RAM/flash and set r2 to point
318 to it. kernel startup code will copy the string into cmdline buffer
319 and also append CONFIG_CMDLINE.
320
321source "kernel/Kconfig.preempt"
322
323endmenu # "ARC Architecture Configuration"
324
325source "mm/Kconfig"
326source "net/Kconfig"
327source "drivers/Kconfig"
328source "fs/Kconfig"
329source "arch/arc/Kconfig.debug"
330source "security/Kconfig"
331source "crypto/Kconfig"
332source "lib/Kconfig"