blob: 34f8ff886c33e609f62fd3feee29c70d830a7389 [file] [log] [blame]
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001/*
2 * ALSA SoC Texas Instruments TLV320DAC33 codec driver
3 *
Peter Ujfalusi93864cf2011-05-03 18:11:36 +03004 * Author: Peter Ujfalusi <peter.ujfalusi@ti.com>
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03005 *
6 * Copyright: (C) 2009 Nokia Corporation
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but
13 * WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
20 * 02110-1301 USA
21 *
22 */
23
24#include <linux/module.h>
25#include <linux/moduleparam.h>
26#include <linux/init.h>
27#include <linux/delay.h>
28#include <linux/pm.h>
29#include <linux/i2c.h>
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +030030#include <linux/interrupt.h>
31#include <linux/gpio.h>
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +020032#include <linux/regulator/consumer.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090033#include <linux/slab.h>
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +030034#include <sound/core.h>
35#include <sound/pcm.h>
36#include <sound/pcm_params.h>
37#include <sound/soc.h>
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +030038#include <sound/initval.h>
39#include <sound/tlv.h>
40
41#include <sound/tlv320dac33-plat.h>
42#include "tlv320dac33.h"
43
Peter Ujfalusi549675e2010-12-22 10:45:17 +020044/*
45 * The internal FIFO is 24576 bytes long
46 * It can be configured to hold 16bit or 24bit samples
47 * In 16bit configuration the FIFO can hold 6144 stereo samples
48 * In 24bit configuration the FIFO can hold 4096 stereo samples
49 */
50#define DAC33_FIFO_SIZE_16BIT 6144
51#define DAC33_FIFO_SIZE_24BIT 4096
52#define DAC33_MODE7_MARGIN 10 /* Safety margin for FIFO in Mode7 */
Peter Ujfalusi42603932010-04-23 10:09:59 +030053
Peter Ujfalusi76f471272010-04-23 10:10:00 +030054#define BURST_BASEFREQ_HZ 49152000
55
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +030056#define SAMPLES_TO_US(rate, samples) \
Axel Linc29429f32011-09-29 12:09:57 +080057 (1000000000 / (((rate) * 1000) / (samples)))
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +030058
59#define US_TO_SAMPLES(rate, us) \
Axel Linc29429f32011-09-29 12:09:57 +080060 ((rate) / (1000000 / ((us) < 1000000 ? (us) : 1000000)))
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +030061
Peter Ujfalusia577b312010-07-28 15:26:55 +030062#define UTHR_FROM_PERIOD_SIZE(samples, playrate, burstrate) \
Axel Linc29429f32011-09-29 12:09:57 +080063 (((samples)*5000) / (((burstrate)*5000) / ((burstrate) - (playrate))))
Peter Ujfalusia577b312010-07-28 15:26:55 +030064
Mark Browne6968a12012-04-04 15:58:16 +010065static void dac33_calculate_times(struct snd_pcm_substream *substream,
66 struct snd_soc_codec *codec);
67static int dac33_prepare_chip(struct snd_pcm_substream *substream,
68 struct snd_soc_codec *codec);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +030069
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +030070enum dac33_state {
71 DAC33_IDLE = 0,
72 DAC33_PREFILL,
73 DAC33_PLAYBACK,
74 DAC33_FLUSH,
75};
76
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +020077enum dac33_fifo_modes {
78 DAC33_FIFO_BYPASS = 0,
79 DAC33_FIFO_MODE1,
Peter Ujfalusi28e05d92009-12-31 10:30:22 +020080 DAC33_FIFO_MODE7,
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +020081 DAC33_FIFO_LAST_MODE,
82};
83
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +020084#define DAC33_NUM_SUPPLIES 3
85static const char *dac33_supply_names[DAC33_NUM_SUPPLIES] = {
86 "AVDD",
87 "DVDD",
88 "IOVDD",
89};
90
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +030091struct tlv320dac33_priv {
92 struct mutex mutex;
93 struct workqueue_struct *dac33_wq;
94 struct work_struct work;
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +000095 struct snd_soc_codec *codec;
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +020096 struct regulator_bulk_data supplies[DAC33_NUM_SUPPLIES];
Peter Ujfalusi0b61d2b2010-04-30 14:59:35 +030097 struct snd_pcm_substream *substream;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +030098 int power_gpio;
99 int chip_power;
100 int irq;
101 unsigned int refclk;
102
103 unsigned int alarm_threshold; /* set to be half of LATENCY_TIME_MS */
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200104 enum dac33_fifo_modes fifo_mode;/* FIFO mode selection */
Peter Ujfalusi549675e2010-12-22 10:45:17 +0200105 unsigned int fifo_size; /* Size of the FIFO in samples */
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300106 unsigned int nsample; /* burst read amount from host */
Peter Ujfalusif430a272010-07-28 15:26:54 +0300107 int mode1_latency; /* latency caused by the i2c writes in
108 * us */
Peter Ujfalusi6aceabb2010-01-20 09:39:36 +0200109 u8 burst_bclkdiv; /* BCLK divider value in burst mode */
Peter Ujfalusi76f471272010-04-23 10:10:00 +0300110 unsigned int burst_rate; /* Interface speed in Burst modes */
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300111
Peter Ujfalusieeb309a2010-03-11 16:26:22 +0200112 int keep_bclk; /* Keep the BCLK continuously running
113 * in FIFO modes */
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300114 spinlock_t lock;
115 unsigned long long t_stamp1; /* Time stamp for FIFO modes to */
116 unsigned long long t_stamp2; /* calculate the FIFO caused delay */
117
118 unsigned int mode1_us_burst; /* Time to burst read n number of
119 * samples */
120 unsigned int mode7_us_to_lthr; /* Time to reach lthr from uthr */
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300121
Peter Ujfalusi9d7db2b2010-06-07 10:50:39 +0300122 unsigned int uthr;
123
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300124 enum dac33_state state;
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000125 void *control_data;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300126};
127
128static const u8 dac33_reg[DAC33_CACHEREGNUM] = {
1290x00, 0x00, 0x00, 0x00, /* 0x00 - 0x03 */
1300x00, 0x00, 0x00, 0x00, /* 0x04 - 0x07 */
1310x00, 0x00, 0x00, 0x00, /* 0x08 - 0x0b */
1320x00, 0x00, 0x00, 0x00, /* 0x0c - 0x0f */
1330x00, 0x00, 0x00, 0x00, /* 0x10 - 0x13 */
1340x00, 0x00, 0x00, 0x00, /* 0x14 - 0x17 */
1350x00, 0x00, 0x00, 0x00, /* 0x18 - 0x1b */
1360x00, 0x00, 0x00, 0x00, /* 0x1c - 0x1f */
1370x00, 0x00, 0x00, 0x00, /* 0x20 - 0x23 */
1380x00, 0x00, 0x00, 0x00, /* 0x24 - 0x27 */
1390x00, 0x00, 0x00, 0x00, /* 0x28 - 0x2b */
1400x00, 0x00, 0x00, 0x80, /* 0x2c - 0x2f */
1410x80, 0x00, 0x00, 0x00, /* 0x30 - 0x33 */
1420x00, 0x00, 0x00, 0x00, /* 0x34 - 0x37 */
1430x00, 0x00, /* 0x38 - 0x39 */
144/* Registers 0x3a - 0x3f are reserved */
145 0x00, 0x00, /* 0x3a - 0x3b */
1460x00, 0x00, 0x00, 0x00, /* 0x3c - 0x3f */
147
1480x00, 0x00, 0x00, 0x00, /* 0x40 - 0x43 */
1490x00, 0x80, /* 0x44 - 0x45 */
150/* Registers 0x46 - 0x47 are reserved */
151 0x80, 0x80, /* 0x46 - 0x47 */
152
1530x80, 0x00, 0x00, /* 0x48 - 0x4a */
154/* Registers 0x4b - 0x7c are reserved */
155 0x00, /* 0x4b */
1560x00, 0x00, 0x00, 0x00, /* 0x4c - 0x4f */
1570x00, 0x00, 0x00, 0x00, /* 0x50 - 0x53 */
1580x00, 0x00, 0x00, 0x00, /* 0x54 - 0x57 */
1590x00, 0x00, 0x00, 0x00, /* 0x58 - 0x5b */
1600x00, 0x00, 0x00, 0x00, /* 0x5c - 0x5f */
1610x00, 0x00, 0x00, 0x00, /* 0x60 - 0x63 */
1620x00, 0x00, 0x00, 0x00, /* 0x64 - 0x67 */
1630x00, 0x00, 0x00, 0x00, /* 0x68 - 0x6b */
1640x00, 0x00, 0x00, 0x00, /* 0x6c - 0x6f */
1650x00, 0x00, 0x00, 0x00, /* 0x70 - 0x73 */
1660x00, 0x00, 0x00, 0x00, /* 0x74 - 0x77 */
1670x00, 0x00, 0x00, 0x00, /* 0x78 - 0x7b */
1680x00, /* 0x7c */
169
170 0xda, 0x33, 0x03, /* 0x7d - 0x7f */
171};
172
173/* Register read and write */
174static inline unsigned int dac33_read_reg_cache(struct snd_soc_codec *codec,
175 unsigned reg)
176{
177 u8 *cache = codec->reg_cache;
178 if (reg >= DAC33_CACHEREGNUM)
179 return 0;
180
181 return cache[reg];
182}
183
184static inline void dac33_write_reg_cache(struct snd_soc_codec *codec,
185 u8 reg, u8 value)
186{
187 u8 *cache = codec->reg_cache;
188 if (reg >= DAC33_CACHEREGNUM)
189 return;
190
191 cache[reg] = value;
192}
193
194static int dac33_read(struct snd_soc_codec *codec, unsigned int reg,
195 u8 *value)
196{
Mark Brownb2c812e2010-04-14 15:35:19 +0900197 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusi911a0f02010-10-26 11:45:59 +0300198 int val, ret = 0;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300199
200 *value = reg & 0xff;
201
202 /* If powered off, return the cached value */
203 if (dac33->chip_power) {
204 val = i2c_smbus_read_byte_data(codec->control_data, value[0]);
205 if (val < 0) {
206 dev_err(codec->dev, "Read failed (%d)\n", val);
207 value[0] = dac33_read_reg_cache(codec, reg);
Peter Ujfalusi911a0f02010-10-26 11:45:59 +0300208 ret = val;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300209 } else {
210 value[0] = val;
211 dac33_write_reg_cache(codec, reg, val);
212 }
213 } else {
214 value[0] = dac33_read_reg_cache(codec, reg);
215 }
216
Peter Ujfalusi911a0f02010-10-26 11:45:59 +0300217 return ret;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300218}
219
220static int dac33_write(struct snd_soc_codec *codec, unsigned int reg,
221 unsigned int value)
222{
Mark Brownb2c812e2010-04-14 15:35:19 +0900223 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300224 u8 data[2];
225 int ret = 0;
226
227 /*
228 * data is
229 * D15..D8 dac33 register offset
230 * D7...D0 register data
231 */
232 data[0] = reg & 0xff;
233 data[1] = value & 0xff;
234
235 dac33_write_reg_cache(codec, data[0], data[1]);
236 if (dac33->chip_power) {
237 ret = codec->hw_write(codec->control_data, data, 2);
238 if (ret != 2)
239 dev_err(codec->dev, "Write failed (%d)\n", ret);
240 else
241 ret = 0;
242 }
243
244 return ret;
245}
246
247static int dac33_write_locked(struct snd_soc_codec *codec, unsigned int reg,
248 unsigned int value)
249{
Mark Brownb2c812e2010-04-14 15:35:19 +0900250 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300251 int ret;
252
253 mutex_lock(&dac33->mutex);
254 ret = dac33_write(codec, reg, value);
255 mutex_unlock(&dac33->mutex);
256
257 return ret;
258}
259
260#define DAC33_I2C_ADDR_AUTOINC 0x80
261static int dac33_write16(struct snd_soc_codec *codec, unsigned int reg,
262 unsigned int value)
263{
Mark Brownb2c812e2010-04-14 15:35:19 +0900264 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300265 u8 data[3];
266 int ret = 0;
267
268 /*
269 * data is
270 * D23..D16 dac33 register offset
271 * D15..D8 register data MSB
272 * D7...D0 register data LSB
273 */
274 data[0] = reg & 0xff;
275 data[1] = (value >> 8) & 0xff;
276 data[2] = value & 0xff;
277
278 dac33_write_reg_cache(codec, data[0], data[1]);
279 dac33_write_reg_cache(codec, data[0] + 1, data[2]);
280
281 if (dac33->chip_power) {
282 /* We need to set autoincrement mode for 16 bit writes */
283 data[0] |= DAC33_I2C_ADDR_AUTOINC;
284 ret = codec->hw_write(codec->control_data, data, 3);
285 if (ret != 3)
286 dev_err(codec->dev, "Write failed (%d)\n", ret);
287 else
288 ret = 0;
289 }
290
291 return ret;
292}
293
Peter Ujfalusief909d62010-04-30 14:59:33 +0300294static void dac33_init_chip(struct snd_soc_codec *codec)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300295{
Mark Brownb2c812e2010-04-14 15:35:19 +0900296 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300297
Peter Ujfalusief909d62010-04-30 14:59:33 +0300298 if (unlikely(!dac33->chip_power))
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300299 return;
300
Peter Ujfalusief909d62010-04-30 14:59:33 +0300301 /* A : DAC sample rate Fsref/1.5 */
302 dac33_write(codec, DAC33_DAC_CTRL_A, DAC33_DACRATE(0));
303 /* B : DAC src=normal, not muted */
304 dac33_write(codec, DAC33_DAC_CTRL_B, DAC33_DACSRCR_RIGHT |
305 DAC33_DACSRCL_LEFT);
306 /* C : (defaults) */
307 dac33_write(codec, DAC33_DAC_CTRL_C, 0x00);
308
Peter Ujfalusief909d62010-04-30 14:59:33 +0300309 /* 73 : volume soft stepping control,
310 clock source = internal osc (?) */
311 dac33_write(codec, DAC33_ANA_VOL_SOFT_STEP_CTRL, DAC33_VOLCLKEN);
312
Peter Ujfalusief909d62010-04-30 14:59:33 +0300313 /* Restore only selected registers (gains mostly) */
314 dac33_write(codec, DAC33_LDAC_DIG_VOL_CTRL,
315 dac33_read_reg_cache(codec, DAC33_LDAC_DIG_VOL_CTRL));
316 dac33_write(codec, DAC33_RDAC_DIG_VOL_CTRL,
317 dac33_read_reg_cache(codec, DAC33_RDAC_DIG_VOL_CTRL));
318
319 dac33_write(codec, DAC33_LINEL_TO_LLO_VOL,
320 dac33_read_reg_cache(codec, DAC33_LINEL_TO_LLO_VOL));
321 dac33_write(codec, DAC33_LINER_TO_RLO_VOL,
322 dac33_read_reg_cache(codec, DAC33_LINER_TO_RLO_VOL));
Peter Ujfalusi399b82e2011-01-10 15:39:49 +0200323
324 dac33_write(codec, DAC33_OUT_AMP_CTRL,
325 dac33_read_reg_cache(codec, DAC33_OUT_AMP_CTRL));
326
Peter Ujfalusi56a35362011-03-24 08:58:05 +0200327 dac33_write(codec, DAC33_LDAC_PWR_CTRL,
328 dac33_read_reg_cache(codec, DAC33_LDAC_PWR_CTRL));
329 dac33_write(codec, DAC33_RDAC_PWR_CTRL,
330 dac33_read_reg_cache(codec, DAC33_RDAC_PWR_CTRL));
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300331}
332
Peter Ujfalusi911a0f02010-10-26 11:45:59 +0300333static inline int dac33_read_id(struct snd_soc_codec *codec)
Peter Ujfalusi239fe552010-04-30 14:59:34 +0300334{
Peter Ujfalusi911a0f02010-10-26 11:45:59 +0300335 int i, ret = 0;
Peter Ujfalusi239fe552010-04-30 14:59:34 +0300336 u8 reg;
337
Peter Ujfalusi911a0f02010-10-26 11:45:59 +0300338 for (i = 0; i < 3; i++) {
339 ret = dac33_read(codec, DAC33_DEVICE_ID_MSB + i, &reg);
340 if (ret < 0)
341 break;
342 }
343
344 return ret;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300345}
346
347static inline void dac33_soft_power(struct snd_soc_codec *codec, int power)
348{
349 u8 reg;
350
351 reg = dac33_read_reg_cache(codec, DAC33_PWR_CTRL);
352 if (power)
353 reg |= DAC33_PDNALLB;
354 else
Peter Ujfalusic3746a02010-03-11 16:26:21 +0200355 reg &= ~(DAC33_PDNALLB | DAC33_OSCPDNB |
356 DAC33_DACRPDNB | DAC33_DACLPDNB);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300357 dac33_write(codec, DAC33_PWR_CTRL, reg);
358}
359
Peter Ujfalusia6cea962010-12-10 13:26:31 +0200360static inline void dac33_disable_digital(struct snd_soc_codec *codec)
361{
362 u8 reg;
363
364 /* Stop the DAI clock */
365 reg = dac33_read_reg_cache(codec, DAC33_SER_AUDIOIF_CTRL_B);
366 reg &= ~DAC33_BCLKON;
367 dac33_write(codec, DAC33_SER_AUDIOIF_CTRL_B, reg);
368
369 /* Power down the Oscillator, and DACs */
370 reg = dac33_read_reg_cache(codec, DAC33_PWR_CTRL);
371 reg &= ~(DAC33_OSCPDNB | DAC33_DACRPDNB | DAC33_DACLPDNB);
372 dac33_write(codec, DAC33_PWR_CTRL, reg);
373}
374
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +0200375static int dac33_hard_power(struct snd_soc_codec *codec, int power)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300376{
Mark Brownb2c812e2010-04-14 15:35:19 +0900377 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusiad05c032010-04-30 14:59:36 +0300378 int ret = 0;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300379
380 mutex_lock(&dac33->mutex);
Peter Ujfalusiad05c032010-04-30 14:59:36 +0300381
382 /* Safety check */
383 if (unlikely(power == dac33->chip_power)) {
Felipe Balbi7fd1d742010-05-17 14:21:45 +0300384 dev_dbg(codec->dev, "Trying to set the same power state: %s\n",
Peter Ujfalusiad05c032010-04-30 14:59:36 +0300385 power ? "ON" : "OFF");
386 goto exit;
387 }
388
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300389 if (power) {
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +0200390 ret = regulator_bulk_enable(ARRAY_SIZE(dac33->supplies),
391 dac33->supplies);
392 if (ret != 0) {
393 dev_err(codec->dev,
394 "Failed to enable supplies: %d\n", ret);
395 goto exit;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300396 }
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +0200397
398 if (dac33->power_gpio >= 0)
399 gpio_set_value(dac33->power_gpio, 1);
400
401 dac33->chip_power = 1;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300402 } else {
403 dac33_soft_power(codec, 0);
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +0200404 if (dac33->power_gpio >= 0)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300405 gpio_set_value(dac33->power_gpio, 0);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300406
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +0200407 ret = regulator_bulk_disable(ARRAY_SIZE(dac33->supplies),
408 dac33->supplies);
409 if (ret != 0) {
410 dev_err(codec->dev,
411 "Failed to disable supplies: %d\n", ret);
412 goto exit;
413 }
414
415 dac33->chip_power = 0;
416 }
417
418exit:
419 mutex_unlock(&dac33->mutex);
420 return ret;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300421}
422
Peter Ujfalusia6cea962010-12-10 13:26:31 +0200423static int dac33_playback_event(struct snd_soc_dapm_widget *w,
Peter Ujfalusiad05c032010-04-30 14:59:36 +0300424 struct snd_kcontrol *kcontrol, int event)
425{
426 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(w->codec);
427
428 switch (event) {
429 case SND_SOC_DAPM_PRE_PMU:
430 if (likely(dac33->substream)) {
Mark Browne6968a12012-04-04 15:58:16 +0100431 dac33_calculate_times(dac33->substream, w->codec);
432 dac33_prepare_chip(dac33->substream, w->codec);
Peter Ujfalusiad05c032010-04-30 14:59:36 +0300433 }
434 break;
Peter Ujfalusia6cea962010-12-10 13:26:31 +0200435 case SND_SOC_DAPM_POST_PMD:
436 dac33_disable_digital(w->codec);
437 break;
Peter Ujfalusiad05c032010-04-30 14:59:36 +0300438 }
439 return 0;
440}
441
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200442static int dac33_get_fifo_mode(struct snd_kcontrol *kcontrol,
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300443 struct snd_ctl_elem_value *ucontrol)
444{
Lars-Peter Clausenea53bf72014-03-18 09:02:04 +0100445 struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
Mark Brownb2c812e2010-04-14 15:35:19 +0900446 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300447
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200448 ucontrol->value.integer.value[0] = dac33->fifo_mode;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300449
450 return 0;
451}
452
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200453static int dac33_set_fifo_mode(struct snd_kcontrol *kcontrol,
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300454 struct snd_ctl_elem_value *ucontrol)
455{
Lars-Peter Clausenea53bf72014-03-18 09:02:04 +0100456 struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
Mark Brownb2c812e2010-04-14 15:35:19 +0900457 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300458 int ret = 0;
459
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200460 if (dac33->fifo_mode == ucontrol->value.integer.value[0])
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300461 return 0;
462 /* Do not allow changes while stream is running*/
Lars-Peter Clausen5c898e72014-03-05 13:17:45 +0100463 if (snd_soc_codec_is_active(codec))
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300464 return -EPERM;
465
466 if (ucontrol->value.integer.value[0] < 0 ||
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200467 ucontrol->value.integer.value[0] >= DAC33_FIFO_LAST_MODE)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300468 ret = -EINVAL;
469 else
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200470 dac33->fifo_mode = ucontrol->value.integer.value[0];
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300471
472 return ret;
473}
474
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200475/* Codec operation modes */
476static const char *dac33_fifo_mode_texts[] = {
Peter Ujfalusi28e05d92009-12-31 10:30:22 +0200477 "Bypass", "Mode 1", "Mode 7"
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200478};
479
Takashi Iwaid77c2902014-02-18 11:07:32 +0100480static SOC_ENUM_SINGLE_EXT_DECL(dac33_fifo_mode_enum, dac33_fifo_mode_texts);
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200481
Peter Ujfalusicf4bb6982010-10-13 11:56:28 +0300482/* L/R Line Output Gain */
483static const char *lr_lineout_gain_texts[] = {
484 "Line -12dB DAC 0dB", "Line -6dB DAC 6dB",
485 "Line 0dB DAC 12dB", "Line 6dB DAC 18dB",
486};
487
Takashi Iwaid77c2902014-02-18 11:07:32 +0100488static SOC_ENUM_SINGLE_DECL(l_lineout_gain_enum,
489 DAC33_LDAC_PWR_CTRL, 0,
490 lr_lineout_gain_texts);
Peter Ujfalusicf4bb6982010-10-13 11:56:28 +0300491
Takashi Iwaid77c2902014-02-18 11:07:32 +0100492static SOC_ENUM_SINGLE_DECL(r_lineout_gain_enum,
493 DAC33_RDAC_PWR_CTRL, 0,
494 lr_lineout_gain_texts);
Peter Ujfalusicf4bb6982010-10-13 11:56:28 +0300495
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300496/*
497 * DACL/R digital volume control:
498 * from 0 dB to -63.5 in 0.5 dB steps
499 * Need to be inverted later on:
500 * 0x00 == 0 dB
501 * 0x7f == -63.5 dB
502 */
503static DECLARE_TLV_DB_SCALE(dac_digivol_tlv, -6350, 50, 0);
504
505static const struct snd_kcontrol_new dac33_snd_controls[] = {
506 SOC_DOUBLE_R_TLV("DAC Digital Playback Volume",
507 DAC33_LDAC_DIG_VOL_CTRL, DAC33_RDAC_DIG_VOL_CTRL,
508 0, 0x7f, 1, dac_digivol_tlv),
509 SOC_DOUBLE_R("DAC Digital Playback Switch",
510 DAC33_LDAC_DIG_VOL_CTRL, DAC33_RDAC_DIG_VOL_CTRL, 7, 1, 1),
511 SOC_DOUBLE_R("Line to Line Out Volume",
512 DAC33_LINEL_TO_LLO_VOL, DAC33_LINER_TO_RLO_VOL, 0, 127, 1),
Peter Ujfalusicf4bb6982010-10-13 11:56:28 +0300513 SOC_ENUM("Left Line Output Gain", l_lineout_gain_enum),
514 SOC_ENUM("Right Line Output Gain", r_lineout_gain_enum),
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300515};
516
Peter Ujfalusia577b312010-07-28 15:26:55 +0300517static const struct snd_kcontrol_new dac33_mode_snd_controls[] = {
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200518 SOC_ENUM_EXT("FIFO Mode", dac33_fifo_mode_enum,
519 dac33_get_fifo_mode, dac33_set_fifo_mode),
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300520};
521
522/* Analog bypass */
523static const struct snd_kcontrol_new dac33_dapm_abypassl_control =
524 SOC_DAPM_SINGLE("Switch", DAC33_LINEL_TO_LLO_VOL, 7, 1, 1);
525
526static const struct snd_kcontrol_new dac33_dapm_abypassr_control =
527 SOC_DAPM_SINGLE("Switch", DAC33_LINER_TO_RLO_VOL, 7, 1, 1);
528
Peter Ujfalusi399b82e2011-01-10 15:39:49 +0200529/* LOP L/R invert selection */
530static const char *dac33_lr_lom_texts[] = {"DAC", "LOP"};
531
Takashi Iwaid77c2902014-02-18 11:07:32 +0100532static SOC_ENUM_SINGLE_DECL(dac33_left_lom_enum,
533 DAC33_OUT_AMP_CTRL, 3,
534 dac33_lr_lom_texts);
Peter Ujfalusi399b82e2011-01-10 15:39:49 +0200535
536static const struct snd_kcontrol_new dac33_dapm_left_lom_control =
537SOC_DAPM_ENUM("Route", dac33_left_lom_enum);
538
Takashi Iwaid77c2902014-02-18 11:07:32 +0100539static SOC_ENUM_SINGLE_DECL(dac33_right_lom_enum,
540 DAC33_OUT_AMP_CTRL, 2,
541 dac33_lr_lom_texts);
Peter Ujfalusi399b82e2011-01-10 15:39:49 +0200542
543static const struct snd_kcontrol_new dac33_dapm_right_lom_control =
544SOC_DAPM_ENUM("Route", dac33_right_lom_enum);
545
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300546static const struct snd_soc_dapm_widget dac33_dapm_widgets[] = {
547 SND_SOC_DAPM_OUTPUT("LEFT_LO"),
548 SND_SOC_DAPM_OUTPUT("RIGHT_LO"),
549
550 SND_SOC_DAPM_INPUT("LINEL"),
551 SND_SOC_DAPM_INPUT("LINER"),
552
Peter Ujfalusi76eac392010-12-08 16:04:33 +0200553 SND_SOC_DAPM_DAC("DACL", "Left Playback", SND_SOC_NOPM, 0, 0),
554 SND_SOC_DAPM_DAC("DACR", "Right Playback", SND_SOC_NOPM, 0, 0),
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300555
556 /* Analog bypass */
557 SND_SOC_DAPM_SWITCH("Analog Left Bypass", SND_SOC_NOPM, 0, 0,
558 &dac33_dapm_abypassl_control),
559 SND_SOC_DAPM_SWITCH("Analog Right Bypass", SND_SOC_NOPM, 0, 0,
560 &dac33_dapm_abypassr_control),
561
Peter Ujfalusi399b82e2011-01-10 15:39:49 +0200562 SND_SOC_DAPM_MUX("Left LOM Inverted From", SND_SOC_NOPM, 0, 0,
563 &dac33_dapm_left_lom_control),
564 SND_SOC_DAPM_MUX("Right LOM Inverted From", SND_SOC_NOPM, 0, 0,
565 &dac33_dapm_right_lom_control),
566 /*
567 * For DAPM path, when only the anlog bypass path is enabled, and the
568 * LOP inverted from the corresponding DAC side.
569 * This is needed, so we can attach the DAC power supply in this case.
570 */
571 SND_SOC_DAPM_PGA("Left Bypass PGA", SND_SOC_NOPM, 0, 0, NULL, 0),
572 SND_SOC_DAPM_PGA("Right Bypass PGA", SND_SOC_NOPM, 0, 0, NULL, 0),
573
Peter Ujfalusi9e871862010-12-08 16:04:32 +0200574 SND_SOC_DAPM_REG(snd_soc_dapm_mixer, "Output Left Amplifier",
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300575 DAC33_OUT_AMP_PWR_CTRL, 6, 3, 3, 0),
Peter Ujfalusi9e871862010-12-08 16:04:32 +0200576 SND_SOC_DAPM_REG(snd_soc_dapm_mixer, "Output Right Amplifier",
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300577 DAC33_OUT_AMP_PWR_CTRL, 4, 3, 3, 0),
Peter Ujfalusiad05c032010-04-30 14:59:36 +0300578
Peter Ujfalusi76eac392010-12-08 16:04:33 +0200579 SND_SOC_DAPM_SUPPLY("Left DAC Power",
580 DAC33_LDAC_PWR_CTRL, 2, 0, NULL, 0),
581 SND_SOC_DAPM_SUPPLY("Right DAC Power",
582 DAC33_RDAC_PWR_CTRL, 2, 0, NULL, 0),
583
Peter Ujfalusi4b8ffdb2011-03-24 09:11:49 +0200584 SND_SOC_DAPM_SUPPLY("Codec Power",
585 DAC33_PWR_CTRL, 4, 0, NULL, 0),
586
Peter Ujfalusia6cea962010-12-10 13:26:31 +0200587 SND_SOC_DAPM_PRE("Pre Playback", dac33_playback_event),
588 SND_SOC_DAPM_POST("Post Playback", dac33_playback_event),
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300589};
590
591static const struct snd_soc_dapm_route audio_map[] = {
592 /* Analog bypass */
593 {"Analog Left Bypass", "Switch", "LINEL"},
594 {"Analog Right Bypass", "Switch", "LINER"},
595
Peter Ujfalusi9e871862010-12-08 16:04:32 +0200596 {"Output Left Amplifier", NULL, "DACL"},
597 {"Output Right Amplifier", NULL, "DACR"},
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300598
Peter Ujfalusi399b82e2011-01-10 15:39:49 +0200599 {"Left Bypass PGA", NULL, "Analog Left Bypass"},
600 {"Right Bypass PGA", NULL, "Analog Right Bypass"},
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300601
Peter Ujfalusi399b82e2011-01-10 15:39:49 +0200602 {"Left LOM Inverted From", "DAC", "Left Bypass PGA"},
603 {"Right LOM Inverted From", "DAC", "Right Bypass PGA"},
604 {"Left LOM Inverted From", "LOP", "Analog Left Bypass"},
605 {"Right LOM Inverted From", "LOP", "Analog Right Bypass"},
606
607 {"Output Left Amplifier", NULL, "Left LOM Inverted From"},
608 {"Output Right Amplifier", NULL, "Right LOM Inverted From"},
609
610 {"DACL", NULL, "Left DAC Power"},
611 {"DACR", NULL, "Right DAC Power"},
612
613 {"Left Bypass PGA", NULL, "Left DAC Power"},
614 {"Right Bypass PGA", NULL, "Right DAC Power"},
Peter Ujfalusi76eac392010-12-08 16:04:33 +0200615
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300616 /* output */
Peter Ujfalusi9e871862010-12-08 16:04:32 +0200617 {"LEFT_LO", NULL, "Output Left Amplifier"},
618 {"RIGHT_LO", NULL, "Output Right Amplifier"},
Peter Ujfalusi4b8ffdb2011-03-24 09:11:49 +0200619
620 {"LEFT_LO", NULL, "Codec Power"},
621 {"RIGHT_LO", NULL, "Codec Power"},
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300622};
623
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300624static int dac33_set_bias_level(struct snd_soc_codec *codec,
625 enum snd_soc_bias_level level)
626{
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +0200627 int ret;
628
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300629 switch (level) {
630 case SND_SOC_BIAS_ON:
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300631 break;
632 case SND_SOC_BIAS_PREPARE:
633 break;
634 case SND_SOC_BIAS_STANDBY:
Liam Girdwoodce6120c2010-11-05 15:53:46 +0200635 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
Peter Ujfalusiad05c032010-04-30 14:59:36 +0300636 /* Coming from OFF, switch on the codec */
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +0200637 ret = dac33_hard_power(codec, 1);
638 if (ret != 0)
639 return ret;
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +0200640
Peter Ujfalusiad05c032010-04-30 14:59:36 +0300641 dac33_init_chip(codec);
642 }
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300643 break;
644 case SND_SOC_BIAS_OFF:
Peter Ujfalusi2d4cdd62010-05-17 14:21:46 +0300645 /* Do not power off, when the codec is already off */
Liam Girdwoodce6120c2010-11-05 15:53:46 +0200646 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF)
Peter Ujfalusi2d4cdd62010-05-17 14:21:46 +0300647 return 0;
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +0200648 ret = dac33_hard_power(codec, 0);
649 if (ret != 0)
650 return ret;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300651 break;
652 }
Liam Girdwoodce6120c2010-11-05 15:53:46 +0200653 codec->dapm.bias_level = level;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300654
655 return 0;
656}
657
Peter Ujfalusid4f102d2009-12-31 10:30:20 +0200658static inline void dac33_prefill_handler(struct tlv320dac33_priv *dac33)
659{
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000660 struct snd_soc_codec *codec = dac33->codec;
Peter Ujfalusi84eae182010-10-22 15:11:20 +0300661 unsigned int delay;
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200662 unsigned long flags;
Peter Ujfalusid4f102d2009-12-31 10:30:20 +0200663
664 switch (dac33->fifo_mode) {
665 case DAC33_FIFO_MODE1:
666 dac33_write16(codec, DAC33_NSAMPLE_MSB,
Peter Ujfalusif430a272010-07-28 15:26:54 +0300667 DAC33_THRREG(dac33->nsample));
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300668
669 /* Take the timestamps */
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200670 spin_lock_irqsave(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300671 dac33->t_stamp2 = ktime_to_us(ktime_get());
672 dac33->t_stamp1 = dac33->t_stamp2;
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200673 spin_unlock_irqrestore(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300674
Peter Ujfalusid4f102d2009-12-31 10:30:20 +0200675 dac33_write16(codec, DAC33_PREFILL_MSB,
676 DAC33_THRREG(dac33->alarm_threshold));
Peter Ujfalusif4d59322010-04-23 10:09:57 +0300677 /* Enable Alarm Threshold IRQ with a delay */
Peter Ujfalusi84eae182010-10-22 15:11:20 +0300678 delay = SAMPLES_TO_US(dac33->burst_rate,
679 dac33->alarm_threshold) + 1000;
680 usleep_range(delay, delay + 500);
Peter Ujfalusif4d59322010-04-23 10:09:57 +0300681 dac33_write(codec, DAC33_FIFO_IRQ_MASK, DAC33_MAT);
Peter Ujfalusid4f102d2009-12-31 10:30:20 +0200682 break;
Peter Ujfalusi28e05d92009-12-31 10:30:22 +0200683 case DAC33_FIFO_MODE7:
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300684 /* Take the timestamp */
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200685 spin_lock_irqsave(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300686 dac33->t_stamp1 = ktime_to_us(ktime_get());
687 /* Move back the timestamp with drain time */
688 dac33->t_stamp1 -= dac33->mode7_us_to_lthr;
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200689 spin_unlock_irqrestore(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300690
Peter Ujfalusi28e05d92009-12-31 10:30:22 +0200691 dac33_write16(codec, DAC33_PREFILL_MSB,
Peter Ujfalusi549675e2010-12-22 10:45:17 +0200692 DAC33_THRREG(DAC33_MODE7_MARGIN));
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300693
694 /* Enable Upper Threshold IRQ */
695 dac33_write(codec, DAC33_FIFO_IRQ_MASK, DAC33_MUT);
Peter Ujfalusi28e05d92009-12-31 10:30:22 +0200696 break;
Peter Ujfalusid4f102d2009-12-31 10:30:20 +0200697 default:
698 dev_warn(codec->dev, "Unhandled FIFO mode: %d\n",
699 dac33->fifo_mode);
700 break;
701 }
702}
703
704static inline void dac33_playback_handler(struct tlv320dac33_priv *dac33)
705{
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000706 struct snd_soc_codec *codec = dac33->codec;
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200707 unsigned long flags;
Peter Ujfalusid4f102d2009-12-31 10:30:20 +0200708
709 switch (dac33->fifo_mode) {
710 case DAC33_FIFO_MODE1:
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300711 /* Take the timestamp */
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200712 spin_lock_irqsave(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300713 dac33->t_stamp2 = ktime_to_us(ktime_get());
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200714 spin_unlock_irqrestore(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300715
Peter Ujfalusid4f102d2009-12-31 10:30:20 +0200716 dac33_write16(codec, DAC33_NSAMPLE_MSB,
717 DAC33_THRREG(dac33->nsample));
718 break;
Peter Ujfalusi28e05d92009-12-31 10:30:22 +0200719 case DAC33_FIFO_MODE7:
720 /* At the moment we are not using interrupts in mode7 */
721 break;
Peter Ujfalusid4f102d2009-12-31 10:30:20 +0200722 default:
723 dev_warn(codec->dev, "Unhandled FIFO mode: %d\n",
724 dac33->fifo_mode);
725 break;
726 }
727}
728
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300729static void dac33_work(struct work_struct *work)
730{
731 struct snd_soc_codec *codec;
732 struct tlv320dac33_priv *dac33;
733 u8 reg;
734
735 dac33 = container_of(work, struct tlv320dac33_priv, work);
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000736 codec = dac33->codec;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300737
738 mutex_lock(&dac33->mutex);
739 switch (dac33->state) {
740 case DAC33_PREFILL:
741 dac33->state = DAC33_PLAYBACK;
Peter Ujfalusid4f102d2009-12-31 10:30:20 +0200742 dac33_prefill_handler(dac33);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300743 break;
744 case DAC33_PLAYBACK:
Peter Ujfalusid4f102d2009-12-31 10:30:20 +0200745 dac33_playback_handler(dac33);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300746 break;
747 case DAC33_IDLE:
748 break;
749 case DAC33_FLUSH:
750 dac33->state = DAC33_IDLE;
751 /* Mask all interrupts from dac33 */
752 dac33_write(codec, DAC33_FIFO_IRQ_MASK, 0);
753
754 /* flush fifo */
755 reg = dac33_read_reg_cache(codec, DAC33_FIFO_CTRL_A);
756 reg |= DAC33_FIFOFLUSH;
757 dac33_write(codec, DAC33_FIFO_CTRL_A, reg);
758 break;
759 }
760 mutex_unlock(&dac33->mutex);
761}
762
763static irqreturn_t dac33_interrupt_handler(int irq, void *dev)
764{
765 struct snd_soc_codec *codec = dev;
Mark Brownb2c812e2010-04-14 15:35:19 +0900766 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200767 unsigned long flags;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300768
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200769 spin_lock_irqsave(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300770 dac33->t_stamp1 = ktime_to_us(ktime_get());
Peter Ujfalusia3b55792011-03-18 15:15:11 +0200771 spin_unlock_irqrestore(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300772
773 /* Do not schedule the workqueue in Mode7 */
774 if (dac33->fifo_mode != DAC33_FIFO_MODE7)
775 queue_work(dac33->dac33_wq, &dac33->work);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300776
777 return IRQ_HANDLED;
778}
779
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300780static void dac33_oscwait(struct snd_soc_codec *codec)
781{
Peter Ujfalusi84eae182010-10-22 15:11:20 +0300782 int timeout = 60;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300783 u8 reg;
784
785 do {
Peter Ujfalusi84eae182010-10-22 15:11:20 +0300786 usleep_range(1000, 2000);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300787 dac33_read(codec, DAC33_INT_OSC_STATUS, &reg);
788 } while (((reg & 0x03) != DAC33_OSCSTATUS_NORMAL) && timeout--);
789 if ((reg & 0x03) != DAC33_OSCSTATUS_NORMAL)
790 dev_err(codec->dev,
791 "internal oscillator calibration failed\n");
792}
793
Peter Ujfalusi0b61d2b2010-04-30 14:59:35 +0300794static int dac33_startup(struct snd_pcm_substream *substream,
795 struct snd_soc_dai *dai)
796{
Mark Browne6968a12012-04-04 15:58:16 +0100797 struct snd_soc_codec *codec = dai->codec;
Peter Ujfalusi0b61d2b2010-04-30 14:59:35 +0300798 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
799
800 /* Stream started, save the substream pointer */
801 dac33->substream = substream;
802
803 return 0;
804}
805
806static void dac33_shutdown(struct snd_pcm_substream *substream,
807 struct snd_soc_dai *dai)
808{
Mark Browne6968a12012-04-04 15:58:16 +0100809 struct snd_soc_codec *codec = dai->codec;
Peter Ujfalusi0b61d2b2010-04-30 14:59:35 +0300810 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
811
812 dac33->substream = NULL;
813}
814
Peter Ujfalusi549675e2010-12-22 10:45:17 +0200815#define CALC_BURST_RATE(bclkdiv, bclk_per_sample) \
816 (BURST_BASEFREQ_HZ / bclkdiv / bclk_per_sample)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300817static int dac33_hw_params(struct snd_pcm_substream *substream,
818 struct snd_pcm_hw_params *params,
819 struct snd_soc_dai *dai)
820{
Mark Browne6968a12012-04-04 15:58:16 +0100821 struct snd_soc_codec *codec = dai->codec;
Peter Ujfalusi549675e2010-12-22 10:45:17 +0200822 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300823
824 /* Check parameters for validity */
825 switch (params_rate(params)) {
826 case 44100:
827 case 48000:
828 break;
829 default:
830 dev_err(codec->dev, "unsupported rate %d\n",
831 params_rate(params));
832 return -EINVAL;
833 }
834
Mark Brownc60f23c2014-07-31 12:48:44 +0100835 switch (params_width(params)) {
836 case 16:
Peter Ujfalusi549675e2010-12-22 10:45:17 +0200837 dac33->fifo_size = DAC33_FIFO_SIZE_16BIT;
838 dac33->burst_rate = CALC_BURST_RATE(dac33->burst_bclkdiv, 32);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300839 break;
Mark Brownc60f23c2014-07-31 12:48:44 +0100840 case 32:
Peter Ujfalusi0d99d2b2010-12-22 10:45:18 +0200841 dac33->fifo_size = DAC33_FIFO_SIZE_24BIT;
842 dac33->burst_rate = CALC_BURST_RATE(dac33->burst_bclkdiv, 64);
843 break;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300844 default:
Mark Brownc60f23c2014-07-31 12:48:44 +0100845 dev_err(codec->dev, "unsupported width %d\n",
846 params_width(params));
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300847 return -EINVAL;
848 }
849
850 return 0;
851}
852
853#define CALC_OSCSET(rate, refclk) ( \
Peter Ujfalusi7833ae02010-02-16 13:23:16 +0200854 ((((rate * 10000) / refclk) * 4096) + 7000) / 10000)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300855#define CALC_RATIOSET(rate, refclk) ( \
856 ((((refclk * 100000) / rate) * 16384) + 50000) / 100000)
857
858/*
859 * tlv320dac33 is strict on the sequence of the register writes, if the register
860 * writes happens in different order, than dac33 might end up in unknown state.
861 * Use the known, working sequence of register writes to initialize the dac33.
862 */
Mark Browne6968a12012-04-04 15:58:16 +0100863static int dac33_prepare_chip(struct snd_pcm_substream *substream,
864 struct snd_soc_codec *codec)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300865{
Mark Brownb2c812e2010-04-14 15:35:19 +0900866 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300867 unsigned int oscset, ratioset, pwr_ctrl, reg_tmp;
Peter Ujfalusiaec242d2009-12-31 10:30:21 +0200868 u8 aictrl_a, aictrl_b, fifoctrl_a;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300869
870 switch (substream->runtime->rate) {
871 case 44100:
872 case 48000:
873 oscset = CALC_OSCSET(substream->runtime->rate, dac33->refclk);
874 ratioset = CALC_RATIOSET(substream->runtime->rate,
875 dac33->refclk);
876 break;
877 default:
878 dev_err(codec->dev, "unsupported rate %d\n",
879 substream->runtime->rate);
880 return -EINVAL;
881 }
882
883
884 aictrl_a = dac33_read_reg_cache(codec, DAC33_SER_AUDIOIF_CTRL_A);
885 aictrl_a &= ~(DAC33_NCYCL_MASK | DAC33_WLEN_MASK);
Peter Ujfalusie5e878c2010-02-16 13:23:15 +0200886 /* Read FIFO control A, and clear FIFO flush bit */
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300887 fifoctrl_a = dac33_read_reg_cache(codec, DAC33_FIFO_CTRL_A);
Peter Ujfalusie5e878c2010-02-16 13:23:15 +0200888 fifoctrl_a &= ~DAC33_FIFOFLUSH;
889
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300890 fifoctrl_a &= ~DAC33_WIDTH;
891 switch (substream->runtime->format) {
892 case SNDRV_PCM_FORMAT_S16_LE:
893 aictrl_a |= (DAC33_NCYCL_16 | DAC33_WLEN_16);
894 fifoctrl_a |= DAC33_WIDTH;
895 break;
Peter Ujfalusi0d99d2b2010-12-22 10:45:18 +0200896 case SNDRV_PCM_FORMAT_S32_LE:
897 aictrl_a |= (DAC33_NCYCL_32 | DAC33_WLEN_24);
898 break;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300899 default:
900 dev_err(codec->dev, "unsupported format %d\n",
901 substream->runtime->format);
902 return -EINVAL;
903 }
904
905 mutex_lock(&dac33->mutex);
Peter Ujfalusiad05c032010-04-30 14:59:36 +0300906
907 if (!dac33->chip_power) {
908 /*
909 * Chip is not powered yet.
910 * Do the init in the dac33_set_bias_level later.
911 */
912 mutex_unlock(&dac33->mutex);
913 return 0;
914 }
915
Peter Ujfalusic3746a02010-03-11 16:26:21 +0200916 dac33_soft_power(codec, 0);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300917 dac33_soft_power(codec, 1);
918
919 reg_tmp = dac33_read_reg_cache(codec, DAC33_INT_OSC_CTRL);
920 dac33_write(codec, DAC33_INT_OSC_CTRL, reg_tmp);
921
922 /* Write registers 0x08 and 0x09 (MSB, LSB) */
923 dac33_write16(codec, DAC33_INT_OSC_FREQ_RAT_A, oscset);
924
Peter Ujfalusi82a58a82011-04-12 09:09:17 +0300925 /* OSC calibration time */
926 dac33_write(codec, DAC33_CALIB_TIME, 96);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300927
928 /* adjustment treshold & step */
929 dac33_write(codec, DAC33_INT_OSC_CTRL_B, DAC33_ADJTHRSHLD(2) |
930 DAC33_ADJSTEP(1));
931
932 /* div=4 / gain=1 / div */
933 dac33_write(codec, DAC33_INT_OSC_CTRL_C, DAC33_REFDIV(4));
934
935 pwr_ctrl = dac33_read_reg_cache(codec, DAC33_PWR_CTRL);
936 pwr_ctrl |= DAC33_OSCPDNB | DAC33_DACRPDNB | DAC33_DACLPDNB;
937 dac33_write(codec, DAC33_PWR_CTRL, pwr_ctrl);
938
939 dac33_oscwait(codec);
940
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +0200941 if (dac33->fifo_mode) {
Peter Ujfalusiaec242d2009-12-31 10:30:21 +0200942 /* Generic for all FIFO modes */
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300943 /* 50-51 : ASRC Control registers */
Peter Ujfalusifdb6b1e2010-03-19 11:10:20 +0200944 dac33_write(codec, DAC33_ASRC_CTRL_A, DAC33_SRCLKDIV(1));
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300945 dac33_write(codec, DAC33_ASRC_CTRL_B, 1); /* ??? */
946
947 /* Write registers 0x34 and 0x35 (MSB, LSB) */
948 dac33_write16(codec, DAC33_SRC_REF_CLK_RATIO_A, ratioset);
949
950 /* Set interrupts to high active */
951 dac33_write(codec, DAC33_INTP_CTRL_A, DAC33_INTPM_AHIGH);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300952 } else {
Peter Ujfalusiaec242d2009-12-31 10:30:21 +0200953 /* FIFO bypass mode */
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300954 /* 50-51 : ASRC Control registers */
955 dac33_write(codec, DAC33_ASRC_CTRL_A, DAC33_SRCBYP);
956 dac33_write(codec, DAC33_ASRC_CTRL_B, 0); /* ??? */
957 }
958
Peter Ujfalusiaec242d2009-12-31 10:30:21 +0200959 /* Interrupt behaviour configuration */
960 switch (dac33->fifo_mode) {
961 case DAC33_FIFO_MODE1:
962 dac33_write(codec, DAC33_FIFO_IRQ_MODE_B,
963 DAC33_ATM(DAC33_FIFO_IRQ_MODE_LEVEL));
Peter Ujfalusiaec242d2009-12-31 10:30:21 +0200964 break;
Peter Ujfalusi28e05d92009-12-31 10:30:22 +0200965 case DAC33_FIFO_MODE7:
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +0300966 dac33_write(codec, DAC33_FIFO_IRQ_MODE_A,
967 DAC33_UTM(DAC33_FIFO_IRQ_MODE_LEVEL));
Peter Ujfalusi28e05d92009-12-31 10:30:22 +0200968 break;
Peter Ujfalusiaec242d2009-12-31 10:30:21 +0200969 default:
970 /* in FIFO bypass mode, the interrupts are not used */
971 break;
972 }
973
974 aictrl_b = dac33_read_reg_cache(codec, DAC33_SER_AUDIOIF_CTRL_B);
975
976 switch (dac33->fifo_mode) {
977 case DAC33_FIFO_MODE1:
978 /*
979 * For mode1:
980 * Disable the FIFO bypass (Enable the use of FIFO)
981 * Select nSample mode
982 * BCLK is only running when data is needed by DAC33
983 */
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +0300984 fifoctrl_a &= ~DAC33_FBYPAS;
Peter Ujfalusiaec242d2009-12-31 10:30:21 +0200985 fifoctrl_a &= ~DAC33_FAUTO;
Peter Ujfalusieeb309a2010-03-11 16:26:22 +0200986 if (dac33->keep_bclk)
987 aictrl_b |= DAC33_BCLKON;
988 else
989 aictrl_b &= ~DAC33_BCLKON;
Peter Ujfalusiaec242d2009-12-31 10:30:21 +0200990 break;
Peter Ujfalusi28e05d92009-12-31 10:30:22 +0200991 case DAC33_FIFO_MODE7:
992 /*
993 * For mode1:
994 * Disable the FIFO bypass (Enable the use of FIFO)
995 * Select Threshold mode
996 * BCLK is only running when data is needed by DAC33
997 */
998 fifoctrl_a &= ~DAC33_FBYPAS;
999 fifoctrl_a |= DAC33_FAUTO;
Peter Ujfalusieeb309a2010-03-11 16:26:22 +02001000 if (dac33->keep_bclk)
1001 aictrl_b |= DAC33_BCLKON;
1002 else
1003 aictrl_b &= ~DAC33_BCLKON;
Peter Ujfalusi28e05d92009-12-31 10:30:22 +02001004 break;
Peter Ujfalusiaec242d2009-12-31 10:30:21 +02001005 default:
1006 /*
1007 * For FIFO bypass mode:
1008 * Enable the FIFO bypass (Disable the FIFO use)
Lucas De Marchi25985ed2011-03-30 22:57:33 -03001009 * Set the BCLK as continuous
Peter Ujfalusiaec242d2009-12-31 10:30:21 +02001010 */
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001011 fifoctrl_a |= DAC33_FBYPAS;
Peter Ujfalusiaec242d2009-12-31 10:30:21 +02001012 aictrl_b |= DAC33_BCLKON;
1013 break;
1014 }
1015
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001016 dac33_write(codec, DAC33_FIFO_CTRL_A, fifoctrl_a);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001017 dac33_write(codec, DAC33_SER_AUDIOIF_CTRL_A, aictrl_a);
Peter Ujfalusiaec242d2009-12-31 10:30:21 +02001018 dac33_write(codec, DAC33_SER_AUDIOIF_CTRL_B, aictrl_b);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001019
Peter Ujfalusi6aceabb2010-01-20 09:39:36 +02001020 /*
1021 * BCLK divide ratio
1022 * 0: 1.5
1023 * 1: 1
1024 * 2: 2
1025 * ...
1026 * 254: 254
1027 * 255: 255
1028 */
Peter Ujfalusi6cd6ced2010-01-20 09:39:35 +02001029 if (dac33->fifo_mode)
Peter Ujfalusi6aceabb2010-01-20 09:39:36 +02001030 dac33_write(codec, DAC33_SER_AUDIOIF_CTRL_C,
1031 dac33->burst_bclkdiv);
Peter Ujfalusi6cd6ced2010-01-20 09:39:35 +02001032 else
Peter Ujfalusi0d99d2b2010-12-22 10:45:18 +02001033 if (substream->runtime->format == SNDRV_PCM_FORMAT_S16_LE)
1034 dac33_write(codec, DAC33_SER_AUDIOIF_CTRL_C, 32);
1035 else
1036 dac33_write(codec, DAC33_SER_AUDIOIF_CTRL_C, 16);
Peter Ujfalusi6cd6ced2010-01-20 09:39:35 +02001037
Peter Ujfalusiaec242d2009-12-31 10:30:21 +02001038 switch (dac33->fifo_mode) {
1039 case DAC33_FIFO_MODE1:
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001040 dac33_write16(codec, DAC33_ATHR_MSB,
1041 DAC33_THRREG(dac33->alarm_threshold));
Peter Ujfalusiaec242d2009-12-31 10:30:21 +02001042 break;
Peter Ujfalusi28e05d92009-12-31 10:30:22 +02001043 case DAC33_FIFO_MODE7:
1044 /*
1045 * Configure the threshold levels, and leave 10 sample space
1046 * at the bottom, and also at the top of the FIFO
1047 */
Peter Ujfalusi9d7db2b2010-06-07 10:50:39 +03001048 dac33_write16(codec, DAC33_UTHR_MSB, DAC33_THRREG(dac33->uthr));
Peter Ujfalusi549675e2010-12-22 10:45:17 +02001049 dac33_write16(codec, DAC33_LTHR_MSB,
1050 DAC33_THRREG(DAC33_MODE7_MARGIN));
Peter Ujfalusi28e05d92009-12-31 10:30:22 +02001051 break;
Peter Ujfalusiaec242d2009-12-31 10:30:21 +02001052 default:
Peter Ujfalusiaec242d2009-12-31 10:30:21 +02001053 break;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001054 }
1055
1056 mutex_unlock(&dac33->mutex);
1057
1058 return 0;
1059}
1060
Mark Browne6968a12012-04-04 15:58:16 +01001061static void dac33_calculate_times(struct snd_pcm_substream *substream,
1062 struct snd_soc_codec *codec)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001063{
Mark Brownb2c812e2010-04-14 15:35:19 +09001064 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusif430a272010-07-28 15:26:54 +03001065 unsigned int period_size = substream->runtime->period_size;
1066 unsigned int rate = substream->runtime->rate;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001067 unsigned int nsample_limit;
1068
Peter Ujfalusi55abb592010-04-23 10:09:58 +03001069 /* In bypass mode we don't need to calculate */
1070 if (!dac33->fifo_mode)
1071 return;
1072
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001073 switch (dac33->fifo_mode) {
1074 case DAC33_FIFO_MODE1:
Peter Ujfalusif430a272010-07-28 15:26:54 +03001075 /* Number of samples under i2c latency */
1076 dac33->alarm_threshold = US_TO_SAMPLES(rate,
1077 dac33->mode1_latency);
Peter Ujfalusi549675e2010-12-22 10:45:17 +02001078 nsample_limit = dac33->fifo_size - dac33->alarm_threshold;
Peter Ujfalusi1bc13b22010-10-29 09:49:37 +03001079
Peter Ujfalusi3591f4c2010-12-22 10:45:16 +02001080 if (period_size <= dac33->alarm_threshold)
Peter Ujfalusia577b312010-07-28 15:26:55 +03001081 /*
Peter Ujfalusi3591f4c2010-12-22 10:45:16 +02001082 * Configure nSamaple to number of periods,
1083 * which covers the latency requironment.
Peter Ujfalusia577b312010-07-28 15:26:55 +03001084 */
Peter Ujfalusi3591f4c2010-12-22 10:45:16 +02001085 dac33->nsample = period_size *
1086 ((dac33->alarm_threshold / period_size) +
1087 (dac33->alarm_threshold % period_size ?
1088 1 : 0));
1089 else if (period_size > nsample_limit)
1090 dac33->nsample = nsample_limit;
1091 else
1092 dac33->nsample = period_size;
Peter Ujfalusif430a272010-07-28 15:26:54 +03001093
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001094 dac33->mode1_us_burst = SAMPLES_TO_US(dac33->burst_rate,
1095 dac33->nsample);
1096 dac33->t_stamp1 = 0;
1097 dac33->t_stamp2 = 0;
1098 break;
1099 case DAC33_FIFO_MODE7:
Peter Ujfalusi3591f4c2010-12-22 10:45:16 +02001100 dac33->uthr = UTHR_FROM_PERIOD_SIZE(period_size, rate,
1101 dac33->burst_rate) + 9;
Peter Ujfalusi549675e2010-12-22 10:45:17 +02001102 if (dac33->uthr > (dac33->fifo_size - DAC33_MODE7_MARGIN))
1103 dac33->uthr = dac33->fifo_size - DAC33_MODE7_MARGIN;
1104 if (dac33->uthr < (DAC33_MODE7_MARGIN + 10))
1105 dac33->uthr = (DAC33_MODE7_MARGIN + 10);
Peter Ujfalusi3591f4c2010-12-22 10:45:16 +02001106
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001107 dac33->mode7_us_to_lthr =
Peter Ujfalusi9d7db2b2010-06-07 10:50:39 +03001108 SAMPLES_TO_US(substream->runtime->rate,
Peter Ujfalusi549675e2010-12-22 10:45:17 +02001109 dac33->uthr - DAC33_MODE7_MARGIN + 1);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001110 dac33->t_stamp1 = 0;
1111 break;
1112 default:
1113 break;
1114 }
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001115
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001116}
1117
1118static int dac33_pcm_trigger(struct snd_pcm_substream *substream, int cmd,
1119 struct snd_soc_dai *dai)
1120{
Mark Browne6968a12012-04-04 15:58:16 +01001121 struct snd_soc_codec *codec = dai->codec;
Mark Brownb2c812e2010-04-14 15:35:19 +09001122 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001123 int ret = 0;
1124
1125 switch (cmd) {
1126 case SNDRV_PCM_TRIGGER_START:
1127 case SNDRV_PCM_TRIGGER_RESUME:
1128 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +02001129 if (dac33->fifo_mode) {
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001130 dac33->state = DAC33_PREFILL;
1131 queue_work(dac33->dac33_wq, &dac33->work);
1132 }
1133 break;
1134 case SNDRV_PCM_TRIGGER_STOP:
1135 case SNDRV_PCM_TRIGGER_SUSPEND:
1136 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +02001137 if (dac33->fifo_mode) {
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001138 dac33->state = DAC33_FLUSH;
1139 queue_work(dac33->dac33_wq, &dac33->work);
1140 }
1141 break;
1142 default:
1143 ret = -EINVAL;
1144 }
1145
1146 return ret;
1147}
1148
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001149static snd_pcm_sframes_t dac33_dai_delay(
1150 struct snd_pcm_substream *substream,
1151 struct snd_soc_dai *dai)
1152{
Mark Browne6968a12012-04-04 15:58:16 +01001153 struct snd_soc_codec *codec = dai->codec;
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001154 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
1155 unsigned long long t0, t1, t_now;
Peter Ujfalusi9d7db2b2010-06-07 10:50:39 +03001156 unsigned int time_delta, uthr;
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001157 int samples_out, samples_in, samples;
1158 snd_pcm_sframes_t delay = 0;
Peter Ujfalusia3b55792011-03-18 15:15:11 +02001159 unsigned long flags;
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001160
1161 switch (dac33->fifo_mode) {
1162 case DAC33_FIFO_BYPASS:
1163 break;
1164 case DAC33_FIFO_MODE1:
Peter Ujfalusia3b55792011-03-18 15:15:11 +02001165 spin_lock_irqsave(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001166 t0 = dac33->t_stamp1;
1167 t1 = dac33->t_stamp2;
Peter Ujfalusia3b55792011-03-18 15:15:11 +02001168 spin_unlock_irqrestore(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001169 t_now = ktime_to_us(ktime_get());
1170
1171 /* We have not started to fill the FIFO yet, delay is 0 */
1172 if (!t1)
1173 goto out;
1174
1175 if (t0 > t1) {
1176 /*
1177 * Phase 1:
1178 * After Alarm threshold, and before nSample write
1179 */
1180 time_delta = t_now - t0;
1181 samples_out = time_delta ? US_TO_SAMPLES(
1182 substream->runtime->rate,
1183 time_delta) : 0;
1184
1185 if (likely(dac33->alarm_threshold > samples_out))
1186 delay = dac33->alarm_threshold - samples_out;
1187 else
1188 delay = 0;
1189 } else if ((t_now - t1) <= dac33->mode1_us_burst) {
1190 /*
1191 * Phase 2:
1192 * After nSample write (during burst operation)
1193 */
1194 time_delta = t_now - t0;
1195 samples_out = time_delta ? US_TO_SAMPLES(
1196 substream->runtime->rate,
1197 time_delta) : 0;
1198
1199 time_delta = t_now - t1;
1200 samples_in = time_delta ? US_TO_SAMPLES(
1201 dac33->burst_rate,
1202 time_delta) : 0;
1203
1204 samples = dac33->alarm_threshold;
1205 samples += (samples_in - samples_out);
1206
1207 if (likely(samples > 0))
1208 delay = samples;
1209 else
1210 delay = 0;
1211 } else {
1212 /*
1213 * Phase 3:
1214 * After burst operation, before next alarm threshold
1215 */
1216 time_delta = t_now - t0;
1217 samples_out = time_delta ? US_TO_SAMPLES(
1218 substream->runtime->rate,
1219 time_delta) : 0;
1220
1221 samples_in = dac33->nsample;
1222 samples = dac33->alarm_threshold;
1223 samples += (samples_in - samples_out);
1224
1225 if (likely(samples > 0))
Peter Ujfalusi549675e2010-12-22 10:45:17 +02001226 delay = samples > dac33->fifo_size ?
1227 dac33->fifo_size : samples;
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001228 else
1229 delay = 0;
1230 }
1231 break;
1232 case DAC33_FIFO_MODE7:
Peter Ujfalusia3b55792011-03-18 15:15:11 +02001233 spin_lock_irqsave(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001234 t0 = dac33->t_stamp1;
Peter Ujfalusi9d7db2b2010-06-07 10:50:39 +03001235 uthr = dac33->uthr;
Peter Ujfalusia3b55792011-03-18 15:15:11 +02001236 spin_unlock_irqrestore(&dac33->lock, flags);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001237 t_now = ktime_to_us(ktime_get());
1238
1239 /* We have not started to fill the FIFO yet, delay is 0 */
1240 if (!t0)
1241 goto out;
1242
1243 if (t_now <= t0) {
1244 /*
1245 * Either the timestamps are messed or equal. Report
1246 * maximum delay
1247 */
Peter Ujfalusi9d7db2b2010-06-07 10:50:39 +03001248 delay = uthr;
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001249 goto out;
1250 }
1251
1252 time_delta = t_now - t0;
1253 if (time_delta <= dac33->mode7_us_to_lthr) {
1254 /*
1255 * Phase 1:
1256 * After burst (draining phase)
1257 */
1258 samples_out = US_TO_SAMPLES(
1259 substream->runtime->rate,
1260 time_delta);
1261
Peter Ujfalusi9d7db2b2010-06-07 10:50:39 +03001262 if (likely(uthr > samples_out))
1263 delay = uthr - samples_out;
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001264 else
1265 delay = 0;
1266 } else {
1267 /*
1268 * Phase 2:
1269 * During burst operation
1270 */
1271 time_delta = time_delta - dac33->mode7_us_to_lthr;
1272
1273 samples_out = US_TO_SAMPLES(
1274 substream->runtime->rate,
1275 time_delta);
1276 samples_in = US_TO_SAMPLES(
1277 dac33->burst_rate,
1278 time_delta);
Peter Ujfalusi549675e2010-12-22 10:45:17 +02001279 delay = DAC33_MODE7_MARGIN + samples_in - samples_out;
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001280
Peter Ujfalusi9d7db2b2010-06-07 10:50:39 +03001281 if (unlikely(delay > uthr))
1282 delay = uthr;
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001283 }
1284 break;
1285 default:
1286 dev_warn(codec->dev, "Unhandled FIFO mode: %d\n",
1287 dac33->fifo_mode);
1288 break;
1289 }
1290out:
1291 return delay;
1292}
1293
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001294static int dac33_set_dai_sysclk(struct snd_soc_dai *codec_dai,
1295 int clk_id, unsigned int freq, int dir)
1296{
1297 struct snd_soc_codec *codec = codec_dai->codec;
Mark Brownb2c812e2010-04-14 15:35:19 +09001298 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001299 u8 ioc_reg, asrcb_reg;
1300
1301 ioc_reg = dac33_read_reg_cache(codec, DAC33_INT_OSC_CTRL);
1302 asrcb_reg = dac33_read_reg_cache(codec, DAC33_ASRC_CTRL_B);
1303 switch (clk_id) {
1304 case TLV320DAC33_MCLK:
1305 ioc_reg |= DAC33_REFSEL;
1306 asrcb_reg |= DAC33_SRCREFSEL;
1307 break;
1308 case TLV320DAC33_SLEEPCLK:
1309 ioc_reg &= ~DAC33_REFSEL;
1310 asrcb_reg &= ~DAC33_SRCREFSEL;
1311 break;
1312 default:
1313 dev_err(codec->dev, "Invalid clock ID (%d)\n", clk_id);
1314 break;
1315 }
1316 dac33->refclk = freq;
1317
1318 dac33_write_reg_cache(codec, DAC33_INT_OSC_CTRL, ioc_reg);
1319 dac33_write_reg_cache(codec, DAC33_ASRC_CTRL_B, asrcb_reg);
1320
1321 return 0;
1322}
1323
1324static int dac33_set_dai_fmt(struct snd_soc_dai *codec_dai,
1325 unsigned int fmt)
1326{
1327 struct snd_soc_codec *codec = codec_dai->codec;
Mark Brownb2c812e2010-04-14 15:35:19 +09001328 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001329 u8 aictrl_a, aictrl_b;
1330
1331 aictrl_a = dac33_read_reg_cache(codec, DAC33_SER_AUDIOIF_CTRL_A);
1332 aictrl_b = dac33_read_reg_cache(codec, DAC33_SER_AUDIOIF_CTRL_B);
1333 /* set master/slave audio interface */
1334 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1335 case SND_SOC_DAIFMT_CBM_CFM:
1336 /* Codec Master */
1337 aictrl_a |= (DAC33_MSBCLK | DAC33_MSWCLK);
1338 break;
1339 case SND_SOC_DAIFMT_CBS_CFS:
1340 /* Codec Slave */
Peter Ujfalusiadcb8bc2009-12-31 10:30:23 +02001341 if (dac33->fifo_mode) {
1342 dev_err(codec->dev, "FIFO mode requires master mode\n");
1343 return -EINVAL;
1344 } else
1345 aictrl_a &= ~(DAC33_MSBCLK | DAC33_MSWCLK);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001346 break;
1347 default:
1348 return -EINVAL;
1349 }
1350
1351 aictrl_a &= ~DAC33_AFMT_MASK;
1352 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1353 case SND_SOC_DAIFMT_I2S:
1354 aictrl_a |= DAC33_AFMT_I2S;
1355 break;
1356 case SND_SOC_DAIFMT_DSP_A:
1357 aictrl_a |= DAC33_AFMT_DSP;
1358 aictrl_b &= ~DAC33_DATA_DELAY_MASK;
Peter Ujfalusi44f497b2010-03-19 11:10:19 +02001359 aictrl_b |= DAC33_DATA_DELAY(0);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001360 break;
1361 case SND_SOC_DAIFMT_RIGHT_J:
1362 aictrl_a |= DAC33_AFMT_RIGHT_J;
1363 break;
1364 case SND_SOC_DAIFMT_LEFT_J:
1365 aictrl_a |= DAC33_AFMT_LEFT_J;
1366 break;
1367 default:
1368 dev_err(codec->dev, "Unsupported format (%u)\n",
1369 fmt & SND_SOC_DAIFMT_FORMAT_MASK);
1370 return -EINVAL;
1371 }
1372
1373 dac33_write_reg_cache(codec, DAC33_SER_AUDIOIF_CTRL_A, aictrl_a);
1374 dac33_write_reg_cache(codec, DAC33_SER_AUDIOIF_CTRL_B, aictrl_b);
1375
1376 return 0;
1377}
1378
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001379static int dac33_soc_probe(struct snd_soc_codec *codec)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001380{
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001381 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001382 int ret = 0;
1383
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001384 codec->control_data = dac33->control_data;
1385 codec->hw_write = (hw_write_t) i2c_master_send;
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001386 dac33->codec = codec;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001387
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001388 /* Read the tlv320dac33 ID registers */
1389 ret = dac33_hard_power(codec, 1);
1390 if (ret != 0) {
1391 dev_err(codec->dev, "Failed to power up codec: %d\n", ret);
1392 goto err_power;
1393 }
Peter Ujfalusi911a0f02010-10-26 11:45:59 +03001394 ret = dac33_read_id(codec);
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001395 dac33_hard_power(codec, 0);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001396
Peter Ujfalusi911a0f02010-10-26 11:45:59 +03001397 if (ret < 0) {
1398 dev_err(codec->dev, "Failed to read chip ID: %d\n", ret);
1399 ret = -ENODEV;
1400 goto err_power;
1401 }
1402
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001403 /* Check if the IRQ number is valid and request it */
1404 if (dac33->irq >= 0) {
1405 ret = request_irq(dac33->irq, dac33_interrupt_handler,
Yong Zhang88e24c32011-09-22 16:59:20 +08001406 IRQF_TRIGGER_RISING,
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001407 codec->name, codec);
1408 if (ret < 0) {
1409 dev_err(codec->dev, "Could not request IRQ%d (%d)\n",
1410 dac33->irq, ret);
1411 dac33->irq = -1;
1412 }
1413 if (dac33->irq != -1) {
1414 /* Setup work queue */
1415 dac33->dac33_wq =
1416 create_singlethread_workqueue("tlv320dac33");
1417 if (dac33->dac33_wq == NULL) {
1418 free_irq(dac33->irq, codec);
1419 return -ENOMEM;
1420 }
1421
1422 INIT_WORK(&dac33->work, dac33_work);
1423 }
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001424 }
1425
Peter Ujfalusia577b312010-07-28 15:26:55 +03001426 /* Only add the FIFO controls, if we have valid IRQ number */
Peter Ujfalusi3591f4c2010-12-22 10:45:16 +02001427 if (dac33->irq >= 0)
Liam Girdwood022658b2012-02-03 17:43:09 +00001428 snd_soc_add_codec_controls(codec, dac33_mode_snd_controls,
Peter Ujfalusia577b312010-07-28 15:26:55 +03001429 ARRAY_SIZE(dac33_mode_snd_controls));
Peter Ujfalusi3591f4c2010-12-22 10:45:16 +02001430
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001431err_power:
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001432 return ret;
1433}
1434
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001435static int dac33_soc_remove(struct snd_soc_codec *codec)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001436{
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001437 struct tlv320dac33_priv *dac33 = snd_soc_codec_get_drvdata(codec);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001438
1439 dac33_set_bias_level(codec, SND_SOC_BIAS_OFF);
1440
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001441 if (dac33->irq >= 0) {
1442 free_irq(dac33->irq, dac33->codec);
1443 destroy_workqueue(dac33->dac33_wq);
1444 }
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001445 return 0;
1446}
1447
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001448static struct snd_soc_codec_driver soc_codec_dev_tlv320dac33 = {
1449 .read = dac33_read_reg_cache,
1450 .write = dac33_write_locked,
1451 .set_bias_level = dac33_set_bias_level,
Axel Lineb3032f2012-01-27 18:02:09 +08001452 .idle_bias_off = true,
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001453 .reg_cache_size = ARRAY_SIZE(dac33_reg),
1454 .reg_word_size = sizeof(u8),
1455 .reg_cache_default = dac33_reg,
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001456 .probe = dac33_soc_probe,
1457 .remove = dac33_soc_remove,
Peter Ujfalusi8066eb52011-10-11 13:11:55 +03001458
1459 .controls = dac33_snd_controls,
1460 .num_controls = ARRAY_SIZE(dac33_snd_controls),
1461 .dapm_widgets = dac33_dapm_widgets,
1462 .num_dapm_widgets = ARRAY_SIZE(dac33_dapm_widgets),
1463 .dapm_routes = audio_map,
1464 .num_dapm_routes = ARRAY_SIZE(audio_map),
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001465};
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001466
1467#define DAC33_RATES (SNDRV_PCM_RATE_44100 | \
1468 SNDRV_PCM_RATE_48000)
Peter Ujfalusi0d99d2b2010-12-22 10:45:18 +02001469#define DAC33_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001470
Lars-Peter Clausen85e76522011-11-23 11:40:40 +01001471static const struct snd_soc_dai_ops dac33_dai_ops = {
Peter Ujfalusi0b61d2b2010-04-30 14:59:35 +03001472 .startup = dac33_startup,
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001473 .shutdown = dac33_shutdown,
1474 .hw_params = dac33_hw_params,
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001475 .trigger = dac33_pcm_trigger,
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001476 .delay = dac33_dai_delay,
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001477 .set_sysclk = dac33_set_dai_sysclk,
1478 .set_fmt = dac33_set_dai_fmt,
1479};
1480
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001481static struct snd_soc_dai_driver dac33_dai = {
1482 .name = "tlv320dac33-hifi",
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001483 .playback = {
1484 .stream_name = "Playback",
1485 .channels_min = 2,
1486 .channels_max = 2,
1487 .rates = DAC33_RATES,
Mark Brown3a4cbf82012-01-20 17:52:39 +00001488 .formats = DAC33_FORMATS,
Peter Ujfalusi8d725b22012-01-18 12:18:25 +01001489 .sig_bits = 24,
Mark Brown3a4cbf82012-01-20 17:52:39 +00001490 },
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001491 .ops = &dac33_dai_ops,
1492};
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001493
Bill Pemberton7a79e942012-12-07 09:26:37 -05001494static int dac33_i2c_probe(struct i2c_client *client,
1495 const struct i2c_device_id *id)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001496{
1497 struct tlv320dac33_platform_data *pdata;
1498 struct tlv320dac33_priv *dac33;
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +02001499 int ret, i;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001500
1501 if (client->dev.platform_data == NULL) {
1502 dev_err(&client->dev, "Platform data not set\n");
1503 return -ENODEV;
1504 }
1505 pdata = client->dev.platform_data;
1506
Axel Lina54877d2011-12-29 12:11:00 +08001507 dac33 = devm_kzalloc(&client->dev, sizeof(struct tlv320dac33_priv),
1508 GFP_KERNEL);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001509 if (dac33 == NULL)
1510 return -ENOMEM;
1511
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001512 dac33->control_data = client;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001513 mutex_init(&dac33->mutex);
Peter Ujfalusif57d2cf2010-04-23 10:10:01 +03001514 spin_lock_init(&dac33->lock);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001515
1516 i2c_set_clientdata(client, dac33);
1517
1518 dac33->power_gpio = pdata->power_gpio;
Peter Ujfalusi6aceabb2010-01-20 09:39:36 +02001519 dac33->burst_bclkdiv = pdata->burst_bclkdiv;
Peter Ujfalusieeb309a2010-03-11 16:26:22 +02001520 dac33->keep_bclk = pdata->keep_bclk;
Peter Ujfalusif430a272010-07-28 15:26:54 +03001521 dac33->mode1_latency = pdata->mode1_latency;
1522 if (!dac33->mode1_latency)
1523 dac33->mode1_latency = 10000; /* 10ms */
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001524 dac33->irq = client->irq;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001525 /* Disable FIFO use by default */
Peter Ujfalusi7427b4b2009-12-31 10:30:19 +02001526 dac33->fifo_mode = DAC33_FIFO_BYPASS;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001527
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001528 /* Check if the reset GPIO number is valid and request it */
1529 if (dac33->power_gpio >= 0) {
1530 ret = gpio_request(dac33->power_gpio, "tlv320dac33 reset");
1531 if (ret < 0) {
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001532 dev_err(&client->dev,
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001533 "Failed to request reset GPIO (%d)\n",
1534 dac33->power_gpio);
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001535 goto err_gpio;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001536 }
1537 gpio_direction_output(dac33->power_gpio, 0);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001538 }
1539
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +02001540 for (i = 0; i < ARRAY_SIZE(dac33->supplies); i++)
1541 dac33->supplies[i].supply = dac33_supply_names[i];
1542
Fabio Estevame9382e32014-04-24 22:27:03 -03001543 ret = devm_regulator_bulk_get(&client->dev, ARRAY_SIZE(dac33->supplies),
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +02001544 dac33->supplies);
1545
1546 if (ret != 0) {
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001547 dev_err(&client->dev, "Failed to request supplies: %d\n", ret);
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +02001548 goto err_get;
1549 }
1550
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001551 ret = snd_soc_register_codec(&client->dev,
1552 &soc_codec_dev_tlv320dac33, &dac33_dai, 1);
1553 if (ret < 0)
Fabio Estevame9382e32014-04-24 22:27:03 -03001554 goto err_get;
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001555
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001556 return ret;
Ilkka Koskinen3a7aaed2009-12-04 13:49:10 +02001557err_get:
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001558 if (dac33->power_gpio >= 0)
1559 gpio_free(dac33->power_gpio);
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001560err_gpio:
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001561 return ret;
1562}
1563
Bill Pemberton7a79e942012-12-07 09:26:37 -05001564static int dac33_i2c_remove(struct i2c_client *client)
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001565{
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001566 struct tlv320dac33_priv *dac33 = i2c_get_clientdata(client);
Peter Ujfalusi239fe552010-04-30 14:59:34 +03001567
1568 if (unlikely(dac33->chip_power))
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001569 dac33_hard_power(dac33->codec, 0);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001570
1571 if (dac33->power_gpio >= 0)
1572 gpio_free(dac33->power_gpio);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001573
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001574 snd_soc_unregister_codec(&client->dev);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001575 return 0;
1576}
1577
1578static const struct i2c_device_id tlv320dac33_i2c_id[] = {
1579 {
1580 .name = "tlv320dac33",
1581 .driver_data = 0,
1582 },
1583 { },
1584};
Axel Lin573f26e2011-03-04 15:18:18 +08001585MODULE_DEVICE_TABLE(i2c, tlv320dac33_i2c_id);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001586
1587static struct i2c_driver tlv320dac33_i2c_driver = {
1588 .driver = {
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +00001589 .name = "tlv320dac33-codec",
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001590 .owner = THIS_MODULE,
1591 },
1592 .probe = dac33_i2c_probe,
Bill Pemberton7a79e942012-12-07 09:26:37 -05001593 .remove = dac33_i2c_remove,
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001594 .id_table = tlv320dac33_i2c_id,
1595};
1596
Sachin Kamat63a47a72012-08-06 17:25:44 +05301597module_i2c_driver(tlv320dac33_i2c_driver);
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001598
1599MODULE_DESCRIPTION("ASoC TLV320DAC33 codec driver");
Peter Ujfalusi93864cf2011-05-03 18:11:36 +03001600MODULE_AUTHOR("Peter Ujfalusi <peter.ujfalusi@ti.com>");
Peter Ujfalusic8bf93f2009-10-15 09:03:56 +03001601MODULE_LICENSE("GPL");