blob: 33e53424128b33a4096162bfe29848b2885a8b16 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * include/asm-x8664/cache.h
3 */
4#ifndef __ARCH_X8664_CACHE_H
5#define __ARCH_X8664_CACHE_H
6
7#include <linux/config.h>
8
9/* L1 cache line size */
10#define L1_CACHE_SHIFT (CONFIG_X86_L1_CACHE_SHIFT)
11#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
Paolo 'Blaisorblade' Giarrussobf0f2e22005-11-05 17:25:54 +010012#define L1_CACHE_SHIFT_MAX 7 /* largest L1 which this arch supports */
Linus Torvalds1da177e2005-04-16 15:20:36 -070013
14#endif