blob: a406fd045ce13e18649b488a663cc21c6520a415 [file] [log] [blame]
Russell Kinga09e64f2008-08-05 16:14:15 +01001/*
Paul Walmsley4814ced2010-10-08 11:40:20 -06002 * arch/arm/mach-omap2/control.h
Russell Kinga09e64f2008-08-05 16:14:15 +01003 *
Santosh Shilimkar44169072009-05-28 14:16:04 -07004 * OMAP2/3/4 System Control Module definitions
Russell Kinga09e64f2008-08-05 16:14:15 +01005 *
Paul Walmsley4814ced2010-10-08 11:40:20 -06006 * Copyright (C) 2007-2010 Texas Instruments, Inc.
7 * Copyright (C) 2007-2008, 2010 Nokia Corporation
Russell Kinga09e64f2008-08-05 16:14:15 +01008 *
9 * Written by Paul Walmsley
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation.
14 */
15
Paul Walmsley4814ced2010-10-08 11:40:20 -060016#ifndef __ARCH_ARM_MACH_OMAP2_CONTROL_H
17#define __ARCH_ARM_MACH_OMAP2_CONTROL_H
Tony Lindgren646e3ed2008-10-06 15:49:36 +030018
Santosh Shilimkar802edcb2010-09-27 14:02:58 -060019#include <mach/ctrl_module_core_44xx.h>
20#include <mach/ctrl_module_wkup_44xx.h>
21#include <mach/ctrl_module_pad_core_44xx.h>
22#include <mach/ctrl_module_pad_wkup_44xx.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010023
Tony Lindgren646e3ed2008-10-06 15:49:36 +030024#ifndef __ASSEMBLY__
Russell Kinga09e64f2008-08-05 16:14:15 +010025#define OMAP242X_CTRL_REGADDR(reg) \
Santosh Shilimkar233fd642009-10-19 15:25:31 -070026 OMAP2_L4_IO_ADDRESS(OMAP242X_CTRL_BASE + (reg))
Russell Kinga09e64f2008-08-05 16:14:15 +010027#define OMAP243X_CTRL_REGADDR(reg) \
Santosh Shilimkar233fd642009-10-19 15:25:31 -070028 OMAP2_L4_IO_ADDRESS(OMAP243X_CTRL_BASE + (reg))
Russell Kinga09e64f2008-08-05 16:14:15 +010029#define OMAP343X_CTRL_REGADDR(reg) \
Santosh Shilimkar233fd642009-10-19 15:25:31 -070030 OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE + (reg))
Tony Lindgren646e3ed2008-10-06 15:49:36 +030031#else
Santosh Shilimkar233fd642009-10-19 15:25:31 -070032#define OMAP242X_CTRL_REGADDR(reg) \
33 OMAP2_L4_IO_ADDRESS(OMAP242X_CTRL_BASE + (reg))
34#define OMAP243X_CTRL_REGADDR(reg) \
35 OMAP2_L4_IO_ADDRESS(OMAP243X_CTRL_BASE + (reg))
36#define OMAP343X_CTRL_REGADDR(reg) \
37 OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE + (reg))
Tony Lindgren646e3ed2008-10-06 15:49:36 +030038#endif /* __ASSEMBLY__ */
Russell Kinga09e64f2008-08-05 16:14:15 +010039
40/*
41 * As elsewhere, the "OMAP2_" prefix indicates that the macro is valid for
42 * OMAP24XX and OMAP34XX.
43 */
44
45/* Control submodule offsets */
46
47#define OMAP2_CONTROL_INTERFACE 0x000
48#define OMAP2_CONTROL_PADCONFS 0x030
49#define OMAP2_CONTROL_GENERAL 0x270
50#define OMAP343X_CONTROL_MEM_WKUP 0x600
51#define OMAP343X_CONTROL_PADCONFS_WKUP 0xa00
52#define OMAP343X_CONTROL_GENERAL_WKUP 0xa60
53
Hemant Pedanekara9203602011-12-13 10:46:44 -080054/* TI81XX spefic control submodules */
55#define TI81XX_CONTROL_DEVCONF 0x600
Hemant Pedanekar01001712011-02-16 08:31:39 -080056
Russell Kinga09e64f2008-08-05 16:14:15 +010057/* Control register offsets - read/write with omap_ctrl_{read,write}{bwl}() */
58
59#define OMAP2_CONTROL_SYSCONFIG (OMAP2_CONTROL_INTERFACE + 0x10)
60
61/* CONTROL_GENERAL register offsets common to OMAP2 & 3 */
62#define OMAP2_CONTROL_DEVCONF0 (OMAP2_CONTROL_GENERAL + 0x0004)
63#define OMAP2_CONTROL_MSUSPENDMUX_0 (OMAP2_CONTROL_GENERAL + 0x0020)
64#define OMAP2_CONTROL_MSUSPENDMUX_1 (OMAP2_CONTROL_GENERAL + 0x0024)
65#define OMAP2_CONTROL_MSUSPENDMUX_2 (OMAP2_CONTROL_GENERAL + 0x0028)
66#define OMAP2_CONTROL_MSUSPENDMUX_3 (OMAP2_CONTROL_GENERAL + 0x002c)
67#define OMAP2_CONTROL_MSUSPENDMUX_4 (OMAP2_CONTROL_GENERAL + 0x0030)
68#define OMAP2_CONTROL_MSUSPENDMUX_5 (OMAP2_CONTROL_GENERAL + 0x0034)
69#define OMAP2_CONTROL_SEC_CTRL (OMAP2_CONTROL_GENERAL + 0x0040)
70#define OMAP2_CONTROL_RPUB_KEY_H_0 (OMAP2_CONTROL_GENERAL + 0x0090)
71#define OMAP2_CONTROL_RPUB_KEY_H_1 (OMAP2_CONTROL_GENERAL + 0x0094)
72#define OMAP2_CONTROL_RPUB_KEY_H_2 (OMAP2_CONTROL_GENERAL + 0x0098)
73#define OMAP2_CONTROL_RPUB_KEY_H_3 (OMAP2_CONTROL_GENERAL + 0x009c)
74
75/* 242x-only CONTROL_GENERAL register offsets */
76#define OMAP242X_CONTROL_DEVCONF OMAP2_CONTROL_DEVCONF0 /* match TRM */
77#define OMAP242X_CONTROL_OCM_RAM_PERM (OMAP2_CONTROL_GENERAL + 0x0068)
78
79/* 243x-only CONTROL_GENERAL register offsets */
80/* CONTROL_IVA2_BOOT{ADDR,MOD} are at the same place on 343x - noted below */
81#define OMAP243X_CONTROL_DEVCONF1 (OMAP2_CONTROL_GENERAL + 0x0078)
82#define OMAP243X_CONTROL_CSIRXFE (OMAP2_CONTROL_GENERAL + 0x007c)
83#define OMAP243X_CONTROL_IVA2_BOOTADDR (OMAP2_CONTROL_GENERAL + 0x0190)
84#define OMAP243X_CONTROL_IVA2_BOOTMOD (OMAP2_CONTROL_GENERAL + 0x0194)
85#define OMAP243X_CONTROL_IVA2_GEMCFG (OMAP2_CONTROL_GENERAL + 0x0198)
Tony Lindgren90c62bf2008-12-10 17:37:17 -080086#define OMAP243X_CONTROL_PBIAS_LITE (OMAP2_CONTROL_GENERAL + 0x0230)
Russell Kinga09e64f2008-08-05 16:14:15 +010087
88/* 24xx-only CONTROL_GENERAL register offsets */
89#define OMAP24XX_CONTROL_DEBOBS (OMAP2_CONTROL_GENERAL + 0x0000)
90#define OMAP24XX_CONTROL_EMU_SUPPORT (OMAP2_CONTROL_GENERAL + 0x0008)
91#define OMAP24XX_CONTROL_SEC_TEST (OMAP2_CONTROL_GENERAL + 0x0044)
92#define OMAP24XX_CONTROL_PSA_CTRL (OMAP2_CONTROL_GENERAL + 0x0048)
93#define OMAP24XX_CONTROL_PSA_CMD (OMAP2_CONTROL_GENERAL + 0x004c)
94#define OMAP24XX_CONTROL_PSA_VALUE (OMAP2_CONTROL_GENERAL + 0x0050)
95#define OMAP24XX_CONTROL_SEC_EMU (OMAP2_CONTROL_GENERAL + 0x0060)
96#define OMAP24XX_CONTROL_SEC_TAP (OMAP2_CONTROL_GENERAL + 0x0064)
97#define OMAP24XX_CONTROL_OCM_PUB_RAM_ADD (OMAP2_CONTROL_GENERAL + 0x006c)
98#define OMAP24XX_CONTROL_EXT_SEC_RAM_START_ADD (OMAP2_CONTROL_GENERAL + 0x0070)
99#define OMAP24XX_CONTROL_EXT_SEC_RAM_STOP_ADD (OMAP2_CONTROL_GENERAL + 0x0074)
100#define OMAP24XX_CONTROL_SEC_STATUS (OMAP2_CONTROL_GENERAL + 0x0080)
101#define OMAP24XX_CONTROL_SEC_ERR_STATUS (OMAP2_CONTROL_GENERAL + 0x0084)
102#define OMAP24XX_CONTROL_STATUS (OMAP2_CONTROL_GENERAL + 0x0088)
103#define OMAP24XX_CONTROL_GENERAL_PURPOSE_STATUS (OMAP2_CONTROL_GENERAL + 0x008c)
104#define OMAP24XX_CONTROL_RAND_KEY_0 (OMAP2_CONTROL_GENERAL + 0x00a0)
105#define OMAP24XX_CONTROL_RAND_KEY_1 (OMAP2_CONTROL_GENERAL + 0x00a4)
106#define OMAP24XX_CONTROL_RAND_KEY_2 (OMAP2_CONTROL_GENERAL + 0x00a8)
107#define OMAP24XX_CONTROL_RAND_KEY_3 (OMAP2_CONTROL_GENERAL + 0x00ac)
108#define OMAP24XX_CONTROL_CUST_KEY_0 (OMAP2_CONTROL_GENERAL + 0x00b0)
109#define OMAP24XX_CONTROL_CUST_KEY_1 (OMAP2_CONTROL_GENERAL + 0x00b4)
110#define OMAP24XX_CONTROL_TEST_KEY_0 (OMAP2_CONTROL_GENERAL + 0x00c0)
111#define OMAP24XX_CONTROL_TEST_KEY_1 (OMAP2_CONTROL_GENERAL + 0x00c4)
112#define OMAP24XX_CONTROL_TEST_KEY_2 (OMAP2_CONTROL_GENERAL + 0x00c8)
113#define OMAP24XX_CONTROL_TEST_KEY_3 (OMAP2_CONTROL_GENERAL + 0x00cc)
114#define OMAP24XX_CONTROL_TEST_KEY_4 (OMAP2_CONTROL_GENERAL + 0x00d0)
115#define OMAP24XX_CONTROL_TEST_KEY_5 (OMAP2_CONTROL_GENERAL + 0x00d4)
116#define OMAP24XX_CONTROL_TEST_KEY_6 (OMAP2_CONTROL_GENERAL + 0x00d8)
117#define OMAP24XX_CONTROL_TEST_KEY_7 (OMAP2_CONTROL_GENERAL + 0x00dc)
118#define OMAP24XX_CONTROL_TEST_KEY_8 (OMAP2_CONTROL_GENERAL + 0x00e0)
119#define OMAP24XX_CONTROL_TEST_KEY_9 (OMAP2_CONTROL_GENERAL + 0x00e4)
120
Rajendra Nayakc171a252008-09-26 17:48:31 +0530121#define OMAP343X_CONTROL_PADCONF_SYSNIRQ (OMAP2_CONTROL_INTERFACE + 0x01b0)
122
Russell Kinga09e64f2008-08-05 16:14:15 +0100123/* 34xx-only CONTROL_GENERAL register offsets */
124#define OMAP343X_CONTROL_PADCONF_OFF (OMAP2_CONTROL_GENERAL + 0x0000)
125#define OMAP343X_CONTROL_MEM_DFTRW0 (OMAP2_CONTROL_GENERAL + 0x0008)
126#define OMAP343X_CONTROL_MEM_DFTRW1 (OMAP2_CONTROL_GENERAL + 0x000c)
127#define OMAP343X_CONTROL_DEVCONF1 (OMAP2_CONTROL_GENERAL + 0x0068)
128#define OMAP343X_CONTROL_CSIRXFE (OMAP2_CONTROL_GENERAL + 0x006c)
129#define OMAP343X_CONTROL_SEC_STATUS (OMAP2_CONTROL_GENERAL + 0x0070)
130#define OMAP343X_CONTROL_SEC_ERR_STATUS (OMAP2_CONTROL_GENERAL + 0x0074)
131#define OMAP343X_CONTROL_SEC_ERR_STATUS_DEBUG (OMAP2_CONTROL_GENERAL + 0x0078)
132#define OMAP343X_CONTROL_STATUS (OMAP2_CONTROL_GENERAL + 0x0080)
133#define OMAP343X_CONTROL_GENERAL_PURPOSE_STATUS (OMAP2_CONTROL_GENERAL + 0x0084)
134#define OMAP343X_CONTROL_RPUB_KEY_H_4 (OMAP2_CONTROL_GENERAL + 0x00a0)
135#define OMAP343X_CONTROL_RAND_KEY_0 (OMAP2_CONTROL_GENERAL + 0x00a8)
136#define OMAP343X_CONTROL_RAND_KEY_1 (OMAP2_CONTROL_GENERAL + 0x00ac)
137#define OMAP343X_CONTROL_RAND_KEY_2 (OMAP2_CONTROL_GENERAL + 0x00b0)
138#define OMAP343X_CONTROL_RAND_KEY_3 (OMAP2_CONTROL_GENERAL + 0x00b4)
139#define OMAP343X_CONTROL_TEST_KEY_0 (OMAP2_CONTROL_GENERAL + 0x00c8)
140#define OMAP343X_CONTROL_TEST_KEY_1 (OMAP2_CONTROL_GENERAL + 0x00cc)
141#define OMAP343X_CONTROL_TEST_KEY_2 (OMAP2_CONTROL_GENERAL + 0x00d0)
142#define OMAP343X_CONTROL_TEST_KEY_3 (OMAP2_CONTROL_GENERAL + 0x00d4)
143#define OMAP343X_CONTROL_TEST_KEY_4 (OMAP2_CONTROL_GENERAL + 0x00d8)
144#define OMAP343X_CONTROL_TEST_KEY_5 (OMAP2_CONTROL_GENERAL + 0x00dc)
145#define OMAP343X_CONTROL_TEST_KEY_6 (OMAP2_CONTROL_GENERAL + 0x00e0)
146#define OMAP343X_CONTROL_TEST_KEY_7 (OMAP2_CONTROL_GENERAL + 0x00e4)
147#define OMAP343X_CONTROL_TEST_KEY_8 (OMAP2_CONTROL_GENERAL + 0x00e8)
148#define OMAP343X_CONTROL_TEST_KEY_9 (OMAP2_CONTROL_GENERAL + 0x00ec)
149#define OMAP343X_CONTROL_TEST_KEY_10 (OMAP2_CONTROL_GENERAL + 0x00f0)
150#define OMAP343X_CONTROL_TEST_KEY_11 (OMAP2_CONTROL_GENERAL + 0x00f4)
151#define OMAP343X_CONTROL_TEST_KEY_12 (OMAP2_CONTROL_GENERAL + 0x00f8)
152#define OMAP343X_CONTROL_TEST_KEY_13 (OMAP2_CONTROL_GENERAL + 0x00fc)
Thara Gopinath2f34ce82010-05-29 22:02:21 +0530153#define OMAP343X_CONTROL_FUSE_OPP1_VDD1 (OMAP2_CONTROL_GENERAL + 0x0110)
154#define OMAP343X_CONTROL_FUSE_OPP2_VDD1 (OMAP2_CONTROL_GENERAL + 0x0114)
155#define OMAP343X_CONTROL_FUSE_OPP3_VDD1 (OMAP2_CONTROL_GENERAL + 0x0118)
156#define OMAP343X_CONTROL_FUSE_OPP4_VDD1 (OMAP2_CONTROL_GENERAL + 0x011c)
157#define OMAP343X_CONTROL_FUSE_OPP5_VDD1 (OMAP2_CONTROL_GENERAL + 0x0120)
158#define OMAP343X_CONTROL_FUSE_OPP1_VDD2 (OMAP2_CONTROL_GENERAL + 0x0124)
159#define OMAP343X_CONTROL_FUSE_OPP2_VDD2 (OMAP2_CONTROL_GENERAL + 0x0128)
160#define OMAP343X_CONTROL_FUSE_OPP3_VDD2 (OMAP2_CONTROL_GENERAL + 0x012c)
161#define OMAP343X_CONTROL_FUSE_SR (OMAP2_CONTROL_GENERAL + 0x0130)
Russell Kinga09e64f2008-08-05 16:14:15 +0100162#define OMAP343X_CONTROL_IVA2_BOOTADDR (OMAP2_CONTROL_GENERAL + 0x0190)
163#define OMAP343X_CONTROL_IVA2_BOOTMOD (OMAP2_CONTROL_GENERAL + 0x0194)
Rajendra Nayakc96631e2008-09-26 17:49:02 +0530164#define OMAP343X_CONTROL_DEBOBS(i) (OMAP2_CONTROL_GENERAL + 0x01B0 \
Roel Kluin83969bf2010-01-08 10:29:07 -0800165 + ((i) >> 1) * 4 + (!((i) & 1)) * 2)
Rajendra Nayakc96631e2008-09-26 17:49:02 +0530166#define OMAP343X_CONTROL_PROG_IO0 (OMAP2_CONTROL_GENERAL + 0x01D4)
167#define OMAP343X_CONTROL_PROG_IO1 (OMAP2_CONTROL_GENERAL + 0x01D8)
168#define OMAP343X_CONTROL_DSS_DPLL_SPREADING (OMAP2_CONTROL_GENERAL + 0x01E0)
169#define OMAP343X_CONTROL_CORE_DPLL_SPREADING (OMAP2_CONTROL_GENERAL + 0x01E4)
170#define OMAP343X_CONTROL_PER_DPLL_SPREADING (OMAP2_CONTROL_GENERAL + 0x01E8)
171#define OMAP343X_CONTROL_USBHOST_DPLL_SPREADING (OMAP2_CONTROL_GENERAL + 0x01EC)
172#define OMAP343X_CONTROL_PBIAS_LITE (OMAP2_CONTROL_GENERAL + 0x02B0)
173#define OMAP343X_CONTROL_TEMP_SENSOR (OMAP2_CONTROL_GENERAL + 0x02B4)
174#define OMAP343X_CONTROL_SRAMLDO4 (OMAP2_CONTROL_GENERAL + 0x02B8)
175#define OMAP343X_CONTROL_SRAMLDO5 (OMAP2_CONTROL_GENERAL + 0x02C0)
176#define OMAP343X_CONTROL_CSI (OMAP2_CONTROL_GENERAL + 0x02C4)
177
Thara Gopinath2f34ce82010-05-29 22:02:21 +0530178/* OMAP3630 only CONTROL_GENERAL register offsets */
179#define OMAP3630_CONTROL_FUSE_OPP1G_VDD1 (OMAP2_CONTROL_GENERAL + 0x0110)
180#define OMAP3630_CONTROL_FUSE_OPP50_VDD1 (OMAP2_CONTROL_GENERAL + 0x0114)
181#define OMAP3630_CONTROL_FUSE_OPP100_VDD1 (OMAP2_CONTROL_GENERAL + 0x0118)
182#define OMAP3630_CONTROL_FUSE_OPP120_VDD1 (OMAP2_CONTROL_GENERAL + 0x0120)
183#define OMAP3630_CONTROL_FUSE_OPP50_VDD2 (OMAP2_CONTROL_GENERAL + 0x0128)
184#define OMAP3630_CONTROL_FUSE_OPP100_VDD2 (OMAP2_CONTROL_GENERAL + 0x012C)
185
Thara Gopinathbd381072010-12-10 23:15:23 +0530186/* OMAP44xx control efuse offsets */
187#define OMAP44XX_CONTROL_FUSE_IVA_OPP50 0x22C
188#define OMAP44XX_CONTROL_FUSE_IVA_OPP100 0x22F
189#define OMAP44XX_CONTROL_FUSE_IVA_OPPTURBO 0x232
190#define OMAP44XX_CONTROL_FUSE_IVA_OPPNITRO 0x235
191#define OMAP44XX_CONTROL_FUSE_MPU_OPP50 0x240
192#define OMAP44XX_CONTROL_FUSE_MPU_OPP100 0x243
193#define OMAP44XX_CONTROL_FUSE_MPU_OPPTURBO 0x246
194#define OMAP44XX_CONTROL_FUSE_MPU_OPPNITRO 0x249
195#define OMAP44XX_CONTROL_FUSE_CORE_OPP50 0x254
196#define OMAP44XX_CONTROL_FUSE_CORE_OPP100 0x257
197
Ranjith Lohithakshan05842a32010-01-26 20:12:56 -0700198/* AM35XX only CONTROL_GENERAL register offsets */
199#define AM35XX_CONTROL_MSUSPENDMUX_6 (OMAP2_CONTROL_GENERAL + 0x0038)
200#define AM35XX_CONTROL_DEVCONF2 (OMAP2_CONTROL_GENERAL + 0x0310)
201#define AM35XX_CONTROL_DEVCONF3 (OMAP2_CONTROL_GENERAL + 0x0314)
202#define AM35XX_CONTROL_CBA_PRIORITY (OMAP2_CONTROL_GENERAL + 0x0320)
203#define AM35XX_CONTROL_LVL_INTR_CLEAR (OMAP2_CONTROL_GENERAL + 0x0324)
204#define AM35XX_CONTROL_IP_SW_RESET (OMAP2_CONTROL_GENERAL + 0x0328)
205#define AM35XX_CONTROL_IPSS_CLK_CTRL (OMAP2_CONTROL_GENERAL + 0x032C)
Rajendra Nayakc96631e2008-09-26 17:49:02 +0530206
207/* 34xx PADCONF register offsets */
208#define OMAP343X_PADCONF_ETK(i) (OMAP2_CONTROL_PADCONFS + 0x5a8 + \
209 (i)*2)
210#define OMAP343X_PADCONF_ETK_CLK OMAP343X_PADCONF_ETK(0)
211#define OMAP343X_PADCONF_ETK_CTL OMAP343X_PADCONF_ETK(1)
212#define OMAP343X_PADCONF_ETK_D0 OMAP343X_PADCONF_ETK(2)
213#define OMAP343X_PADCONF_ETK_D1 OMAP343X_PADCONF_ETK(3)
214#define OMAP343X_PADCONF_ETK_D2 OMAP343X_PADCONF_ETK(4)
215#define OMAP343X_PADCONF_ETK_D3 OMAP343X_PADCONF_ETK(5)
216#define OMAP343X_PADCONF_ETK_D4 OMAP343X_PADCONF_ETK(6)
217#define OMAP343X_PADCONF_ETK_D5 OMAP343X_PADCONF_ETK(7)
218#define OMAP343X_PADCONF_ETK_D6 OMAP343X_PADCONF_ETK(8)
219#define OMAP343X_PADCONF_ETK_D7 OMAP343X_PADCONF_ETK(9)
220#define OMAP343X_PADCONF_ETK_D8 OMAP343X_PADCONF_ETK(10)
221#define OMAP343X_PADCONF_ETK_D9 OMAP343X_PADCONF_ETK(11)
222#define OMAP343X_PADCONF_ETK_D10 OMAP343X_PADCONF_ETK(12)
223#define OMAP343X_PADCONF_ETK_D11 OMAP343X_PADCONF_ETK(13)
224#define OMAP343X_PADCONF_ETK_D12 OMAP343X_PADCONF_ETK(14)
225#define OMAP343X_PADCONF_ETK_D13 OMAP343X_PADCONF_ETK(15)
226#define OMAP343X_PADCONF_ETK_D14 OMAP343X_PADCONF_ETK(16)
227#define OMAP343X_PADCONF_ETK_D15 OMAP343X_PADCONF_ETK(17)
228
229/* 34xx GENERAL_WKUP regist offsets */
230#define OMAP343X_CONTROL_WKUP_DEBOBSMUX(i) (OMAP343X_CONTROL_GENERAL_WKUP + \
231 0x008 + (i))
232#define OMAP343X_CONTROL_WKUP_DEBOBS0 (OMAP343X_CONTROL_GENERAL_WKUP + 0x008)
233#define OMAP343X_CONTROL_WKUP_DEBOBS1 (OMAP343X_CONTROL_GENERAL_WKUP + 0x00C)
234#define OMAP343X_CONTROL_WKUP_DEBOBS2 (OMAP343X_CONTROL_GENERAL_WKUP + 0x010)
235#define OMAP343X_CONTROL_WKUP_DEBOBS3 (OMAP343X_CONTROL_GENERAL_WKUP + 0x014)
236#define OMAP343X_CONTROL_WKUP_DEBOBS4 (OMAP343X_CONTROL_GENERAL_WKUP + 0x018)
Russell Kinga09e64f2008-08-05 16:14:15 +0100237
Justin P. Mattock70f23fd2011-05-10 10:16:21 +0200238/* 36xx-only RTA - Retention till Access control registers and bits */
Nishanth Menon458e9992010-12-20 14:05:06 -0600239#define OMAP36XX_CONTROL_MEM_RTA_CTRL 0x40C
240#define OMAP36XX_RTA_DISABLE 0x0
241
Kevin Hilman8111b222009-04-28 15:27:44 -0700242/* 34xx D2D idle-related pins, handled by PM core */
243#define OMAP3_PADCONF_SAD2D_MSTANDBY 0x250
244#define OMAP3_PADCONF_SAD2D_IDLEACK 0x254
245
Hemant Pedanekara9203602011-12-13 10:46:44 -0800246/* TI81XX CONTROL_DEVCONF register offsets */
247#define TI81XX_CONTROL_DEVICE_ID (TI81XX_CONTROL_DEVCONF + 0x000)
Hemant Pedanekar01001712011-02-16 08:31:39 -0800248
Russell Kinga09e64f2008-08-05 16:14:15 +0100249/*
250 * REVISIT: This list of registers is not comprehensive - there are more
251 * that should be added.
252 */
253
254/*
255 * Control module register bit defines - these should eventually go into
256 * their own regbits file. Some of these will be complicated, depending
257 * on the device type (general-purpose, emulator, test, secure, bad, other)
258 * and the security mode (secure, non-secure, don't care)
259 */
260/* CONTROL_DEVCONF0 bits */
Tony Lindgren90c62bf2008-12-10 17:37:17 -0800261#define OMAP2_MMCSDIO1ADPCLKISEL (1 << 24) /* MMC1 loop back clock */
Russell Kinga09e64f2008-08-05 16:14:15 +0100262#define OMAP24XX_USBSTANDBYCTRL (1 << 15)
263#define OMAP2_MCBSP2_CLKS_MASK (1 << 6)
Paul Walmsleycf4c87a2010-10-08 11:40:19 -0600264#define OMAP2_MCBSP1_FSR_MASK (1 << 4)
265#define OMAP2_MCBSP1_CLKR_MASK (1 << 3)
Russell Kinga09e64f2008-08-05 16:14:15 +0100266#define OMAP2_MCBSP1_CLKS_MASK (1 << 2)
267
268/* CONTROL_DEVCONF1 bits */
Tony Lindgren90c62bf2008-12-10 17:37:17 -0800269#define OMAP243X_MMC1_ACTIVE_OVERWRITE (1 << 31)
270#define OMAP2_MMCSDIO2ADPCLKISEL (1 << 6) /* MMC2 loop back clock */
Russell Kinga09e64f2008-08-05 16:14:15 +0100271#define OMAP2_MCBSP5_CLKS_MASK (1 << 4) /* > 242x */
272#define OMAP2_MCBSP4_CLKS_MASK (1 << 2) /* > 242x */
273#define OMAP2_MCBSP3_CLKS_MASK (1 << 0) /* > 242x */
274
275/* CONTROL_STATUS bits */
276#define OMAP2_DEVICETYPE_MASK (0x7 << 8)
277#define OMAP2_SYSBOOT_5_MASK (1 << 5)
278#define OMAP2_SYSBOOT_4_MASK (1 << 4)
279#define OMAP2_SYSBOOT_3_MASK (1 << 3)
280#define OMAP2_SYSBOOT_2_MASK (1 << 2)
281#define OMAP2_SYSBOOT_1_MASK (1 << 1)
282#define OMAP2_SYSBOOT_0_MASK (1 << 0)
283
Tony Lindgren90c62bf2008-12-10 17:37:17 -0800284/* CONTROL_PBIAS_LITE bits */
285#define OMAP343X_PBIASLITESUPPLY_HIGH1 (1 << 15)
286#define OMAP343X_PBIASLITEVMODEERROR1 (1 << 11)
287#define OMAP343X_PBIASSPEEDCTRL1 (1 << 10)
288#define OMAP343X_PBIASLITEPWRDNZ1 (1 << 9)
289#define OMAP343X_PBIASLITEVMODE1 (1 << 8)
290#define OMAP343X_PBIASLITESUPPLY_HIGH0 (1 << 7)
291#define OMAP343X_PBIASLITEVMODEERROR0 (1 << 3)
292#define OMAP2_PBIASSPEEDCTRL0 (1 << 2)
293#define OMAP2_PBIASLITEPWRDNZ0 (1 << 1)
294#define OMAP2_PBIASLITEVMODE0 (1 << 0)
295
Madhu555d5032009-11-22 10:11:08 -0800296/* CONTROL_PROG_IO1 bits */
297#define OMAP3630_PRG_SDMMC1_SPEEDCTRL (1 << 20)
298
Kevin Hilman1155e422008-11-25 11:48:24 -0800299/* CONTROL_IVA2_BOOTMOD bits */
300#define OMAP3_IVA2_BOOTMOD_SHIFT 0
301#define OMAP3_IVA2_BOOTMOD_MASK (0xf << 0)
302#define OMAP3_IVA2_BOOTMOD_IDLE (0x1 << 0)
303
Kevin Hilman5a1a5ab2008-10-31 11:08:42 -0700304/* CONTROL_PADCONF_X bits */
305#define OMAP3_PADCONF_WAKEUPEVENT0 (1 << 15)
306#define OMAP3_PADCONF_WAKEUPENABLE0 (1 << 14)
307
Rajendra Nayak80140782008-09-26 17:48:46 +0530308#define OMAP343X_SCRATCHPAD_ROM (OMAP343X_CTRL_BASE + 0x860)
309#define OMAP343X_SCRATCHPAD (OMAP343X_CTRL_BASE + 0x910)
310#define OMAP343X_SCRATCHPAD_ROM_OFFSET 0x19C
Jean Pihetfe360e12010-12-18 16:44:43 +0100311#define OMAP343X_SCRATCHPAD_REGADDR(reg) OMAP2_L4_IO_ADDRESS(\
312 OMAP343X_SCRATCHPAD + reg)
Rajendra Nayak80140782008-09-26 17:48:46 +0530313
Ranjith Lohithakshan05842a32010-01-26 20:12:56 -0700314/* AM35XX_CONTROL_IPSS_CLK_CTRL bits */
315#define AM35XX_USBOTG_VBUSP_CLK_SHIFT 0
316#define AM35XX_CPGMAC_VBUSP_CLK_SHIFT 1
317#define AM35XX_VPFE_VBUSP_CLK_SHIFT 2
318#define AM35XX_HECC_VBUSP_CLK_SHIFT 3
319#define AM35XX_USBOTG_FCLK_SHIFT 8
320#define AM35XX_CPGMAC_FCLK_SHIFT 9
321#define AM35XX_VPFE_FCLK_SHIFT 10
322
Vaibhav Hiremath07dcbd02010-02-15 10:03:35 -0800323/*AM35XX CONTROL_LVL_INTR_CLEAR bits*/
324#define AM35XX_CPGMAC_C0_MISC_PULSE_CLR BIT(0)
325#define AM35XX_CPGMAC_C0_RX_PULSE_CLR BIT(1)
326#define AM35XX_CPGMAC_C0_RX_THRESH_CLR BIT(2)
327#define AM35XX_CPGMAC_C0_TX_PULSE_CLR BIT(3)
328#define AM35XX_USBOTGSS_INT_CLR BIT(4)
329#define AM35XX_VPFE_CCDC_VD0_INT_CLR BIT(5)
330#define AM35XX_VPFE_CCDC_VD1_INT_CLR BIT(6)
331#define AM35XX_VPFE_CCDC_VD2_INT_CLR BIT(7)
332
333/*AM35XX CONTROL_IP_SW_RESET bits*/
334#define AM35XX_USBOTGSS_SW_RST BIT(0)
335#define AM35XX_CPGMACSS_SW_RST BIT(1)
336#define AM35XX_VPFE_VBUSP_SW_RST BIT(2)
337#define AM35XX_HECC_SW_RST BIT(3)
338#define AM35XX_VPFE_PCLK_SW_RST BIT(4)
339
Sanjeev Premi8384ce02009-11-22 10:10:53 -0800340/*
Afzal Mohammedfb3cfb12012-03-05 16:11:01 -0800341 * CONTROL AM33XX STATUS register
342 */
343#define AM33XX_CONTROL_STATUS 0x040
344
345/*
Sanjeev Premi8384ce02009-11-22 10:10:53 -0800346 * CONTROL OMAP STATUS register to identify OMAP3 features
347 */
348#define OMAP3_CONTROL_OMAP_STATUS 0x044c
349
350#define OMAP3_SGX_SHIFT 13
351#define OMAP3_SGX_MASK (3 << OMAP3_SGX_SHIFT)
352#define FEAT_SGX_FULL 0
353#define FEAT_SGX_HALF 1
354#define FEAT_SGX_NONE 2
355
356#define OMAP3_IVA_SHIFT 12
Arno Steffen4e012e52010-12-22 18:14:36 +0000357#define OMAP3_IVA_MASK (1 << OMAP3_IVA_SHIFT)
Sanjeev Premi8384ce02009-11-22 10:10:53 -0800358#define FEAT_IVA 0
359#define FEAT_IVA_NONE 1
360
361#define OMAP3_L2CACHE_SHIFT 10
362#define OMAP3_L2CACHE_MASK (3 << OMAP3_L2CACHE_SHIFT)
363#define FEAT_L2CACHE_NONE 0
364#define FEAT_L2CACHE_64KB 1
365#define FEAT_L2CACHE_128KB 2
366#define FEAT_L2CACHE_256KB 3
367
368#define OMAP3_ISP_SHIFT 5
Paul Walmsley4814ced2010-10-08 11:40:20 -0600369#define OMAP3_ISP_MASK (1 << OMAP3_ISP_SHIFT)
Sanjeev Premi8384ce02009-11-22 10:10:53 -0800370#define FEAT_ISP 0
371#define FEAT_ISP_NONE 1
372
373#define OMAP3_NEON_SHIFT 4
Paul Walmsley4814ced2010-10-08 11:40:20 -0600374#define OMAP3_NEON_MASK (1 << OMAP3_NEON_SHIFT)
Sanjeev Premi8384ce02009-11-22 10:10:53 -0800375#define FEAT_NEON 0
376#define FEAT_NEON_NONE 1
377
378
Russell Kinga09e64f2008-08-05 16:14:15 +0100379#ifndef __ASSEMBLY__
Tony Lindgren140455f2010-02-12 12:26:48 -0800380#ifdef CONFIG_ARCH_OMAP2PLUS
Russell Kinga09e64f2008-08-05 16:14:15 +0100381extern void __iomem *omap_ctrl_base_get(void);
382extern u8 omap_ctrl_readb(u16 offset);
383extern u16 omap_ctrl_readw(u16 offset);
384extern u32 omap_ctrl_readl(u16 offset);
Santosh Shilimkar70ba71a2010-09-27 14:02:57 -0600385extern u32 omap4_ctrl_pad_readl(u16 offset);
Russell Kinga09e64f2008-08-05 16:14:15 +0100386extern void omap_ctrl_writeb(u8 val, u16 offset);
387extern void omap_ctrl_writew(u16 val, u16 offset);
388extern void omap_ctrl_writel(u32 val, u16 offset);
Santosh Shilimkar70ba71a2010-09-27 14:02:57 -0600389extern void omap4_ctrl_pad_writel(u32 val, u16 offset);
Rajendra Nayak80140782008-09-26 17:48:46 +0530390
391extern void omap3_save_scratchpad_contents(void);
392extern void omap3_clear_scratchpad_contents(void);
Kevin Hilman14c79bb2011-06-23 17:16:14 -0700393extern void omap3_restore(void);
394extern void omap3_restore_es3(void);
395extern void omap3_restore_3630(void);
Rajendra Nayak80140782008-09-26 17:48:46 +0530396extern u32 omap3_arm_context[128];
Rajendra Nayakc96631e2008-09-26 17:49:02 +0530397extern void omap3_control_save_context(void);
398extern void omap3_control_restore_context(void);
Paul Walmsley166353b2010-12-21 20:01:21 -0700399extern void omap3_ctrl_write_boot_mode(u8 bootmode);
Nishanth Menon458e9992010-12-20 14:05:06 -0600400extern void omap3630_ctrl_disable_rta(void);
Paul Walmsley596efe42010-12-21 21:05:16 -0700401extern int omap3_ctrl_save_padconf(void);
Russell Kinga09e64f2008-08-05 16:14:15 +0100402#else
403#define omap_ctrl_base_get() 0
404#define omap_ctrl_readb(x) 0
405#define omap_ctrl_readw(x) 0
406#define omap_ctrl_readl(x) 0
Santosh Shilimkar70ba71a2010-09-27 14:02:57 -0600407#define omap4_ctrl_pad_readl(x) 0
Russell Kinga09e64f2008-08-05 16:14:15 +0100408#define omap_ctrl_writeb(x, y) WARN_ON(1)
409#define omap_ctrl_writew(x, y) WARN_ON(1)
410#define omap_ctrl_writel(x, y) WARN_ON(1)
Santosh Shilimkar70ba71a2010-09-27 14:02:57 -0600411#define omap4_ctrl_pad_writel(x, y) WARN_ON(1)
Russell Kinga09e64f2008-08-05 16:14:15 +0100412#endif
413#endif /* __ASSEMBLY__ */
414
Paul Walmsley4814ced2010-10-08 11:40:20 -0600415#endif /* __ARCH_ARM_MACH_OMAP2_CONTROL_H */
Russell Kinga09e64f2008-08-05 16:14:15 +0100416