blob: 7a3fe9e5f4cbb1a95cd23f2241f649afb4e3df87 [file] [log] [blame]
Shawn Guob2378662012-05-12 13:43:32 +08001* Freescale MXS Inter IC (I2C) Controller
2
3Required properties:
4- compatible: Should be "fsl,<chip>-i2c"
5- reg: Should contain registers location and length
6- interrupts: Should contain ERROR and DMA interrupts
Marek Vasutcd4f2d42012-07-09 18:22:53 +02007- clock-frequency: Desired I2C bus clock frequency in Hz.
8 Only 100000Hz and 400000Hz modes are supported.
Marek Vasut62885f52012-08-24 05:44:31 +02009- fsl,i2c-dma-channel: APBX DMA channel for the I2C
Shawn Guob2378662012-05-12 13:43:32 +080010
11Examples:
12
13i2c0: i2c@80058000 {
14 #address-cells = <1>;
15 #size-cells = <0>;
16 compatible = "fsl,imx28-i2c";
17 reg = <0x80058000 2000>;
18 interrupts = <111 68>;
Marek Vasutcd4f2d42012-07-09 18:22:53 +020019 clock-frequency = <100000>;
Marek Vasut62885f52012-08-24 05:44:31 +020020 fsl,i2c-dma-channel = <6>;
Shawn Guob2378662012-05-12 13:43:32 +080021};